EP0182816A1 - Synchronisation de sequence insensible aux defaillances pour systemes a processeurs multiples. - Google Patents
Synchronisation de sequence insensible aux defaillances pour systemes a processeurs multiples.Info
- Publication number
- EP0182816A1 EP0182816A1 EP85902392A EP85902392A EP0182816A1 EP 0182816 A1 EP0182816 A1 EP 0182816A1 EP 85902392 A EP85902392 A EP 85902392A EP 85902392 A EP85902392 A EP 85902392A EP 0182816 A1 EP0182816 A1 EP 0182816A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- sync
- pulses
- pulse
- processor
- path
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001360 synchronised effect Effects 0.000 claims abstract description 6
- 230000003252 repetitive effect Effects 0.000 claims description 2
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 7
- PCTMTFRHKVHKIS-BMFZQQSSSA-N (1s,3r,4e,6e,8e,10e,12e,14e,16e,18s,19r,20r,21s,25r,27r,30r,31r,33s,35r,37s,38r)-3-[(2r,3s,4s,5s,6r)-4-amino-3,5-dihydroxy-6-methyloxan-2-yl]oxy-19,25,27,30,31,33,35,37-octahydroxy-18,20,21-trimethyl-23-oxo-22,39-dioxabicyclo[33.3.1]nonatriaconta-4,6,8,10 Chemical group C1C=C2C[C@@H](OS(O)(=O)=O)CC[C@]2(C)[C@@H]2[C@@H]1[C@@H]1CC[C@H]([C@H](C)CCCC(C)C)[C@@]1(C)CC2.O[C@H]1[C@@H](N)[C@H](O)[C@@H](C)O[C@H]1O[C@H]1/C=C/C=C/C=C/C=C/C=C/C=C/C=C/[C@H](C)[C@@H](O)[C@@H](C)[C@H](C)OC(=O)C[C@H](O)C[C@H](O)CC[C@@H](O)[C@H](O)C[C@H](O)C[C@](O)(C[C@H](O)[C@H]2C(O)=O)O[C@H]2C1 PCTMTFRHKVHKIS-BMFZQQSSSA-N 0.000 description 1
- RZVHIXYEVGDQDX-UHFFFAOYSA-N 9,10-anthraquinone Chemical compound C1=CC=C2C(=O)C3=CC=CC=C3C(=O)C2=C1 RZVHIXYEVGDQDX-UHFFFAOYSA-N 0.000 description 1
- 241000170006 Bius Species 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008014 freezing Effects 0.000 description 1
- 238000007710 freezing Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/18—Error detection or correction of the data by redundancy in hardware using passive fault-masking of the redundant circuits
- G06F11/187—Voting techniques
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
- G06F11/1691—Temporal synchronisation or re-synchronisation of redundant processing components using a quantum
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
- G06F11/1679—Temporal synchronisation or re-synchronisation of redundant processing components at clock signal level
Definitions
- This invention relates to redundant computer systems with multiple processors and means for synchronizing the processors during each processor minor frame.
- Redundant computer systems utilizing multiple, reconfigurable, processing modules are required ana necessary in fault-tolerant control systems such as those used in digital flight control systems, for example.
- reconfigurable multiprocessor systems are utilized, synchronization is needed to force the operation of individual processors — and, more specifically, the start of each iteration or minor frame — to coincide in time.
- Such synchronization has previously been attempted at the computer clock level, and at the major frame level, i.e., the interval during which the processors execute their entire program.
- the instant invention relates to an arrangement for synchronizing a multiprocessor system at the minor frame level (with a major frame being defined as an integral number of minor frames) by a combination of hardware and software.
- Synchronization is initiated in response to a status word generated in the interface unit associated with each processor at the end of each minor frame.
- the status word from each processor interface unit is transmitted over existing dedicated interprocessor buses to the synchronizer circuits in each of the other interface units to generate sync pulses.
- processor channel only four (4) of the sync pules are used to determine whether pulses arrive in the two microseconds (2 us) "time window".
- the synchronizer hardware produces a control signal in the form of a processor Interrupt signal at the end of each minor frame to initiate the supervisory software routine.
- the Interrupt signal is produced if two or more of the four (4) pulses arrive within the "time win ⁇ ow", regardless if the other pulses arrive earlier or later than the majority.
- the supervisory software routine identifies any sync pulse failures — the processor associated with the failed sync pulse — and substitutes processors if the sync failure indication is less than three.
- Synchronization by a combination of hardware and software has the advantage that very little a ⁇ ditional hardware is required, the time "skew" between processors is very small, the circuits oetect not only timing but also bus/transmitter faults, and the arrangement requires no additional lines between the modules to be synchronized.
- the synchronization system of the invention is characterized by a hardware-software system in which the operation of multiple processing modules is synchronized in real time.
- the software supervisory routine determines which of the sync pulses and their associated processors are out of sync and replaces each out-of-tolerance processor with one of the remaining processors.
- the software routine is capable of resolving any ambiguity in the situation where the sync pulses fail in pairs and it is uncertain whether one pair is early or one pair is late.
- the ambiguity is resolved by replacement of one processor ana pulse in each pair so that the ambiguity may be resolved in no more than three minor frames.
- Figure 1 is a block diagram of a multiprocessor channel showing the processor, the bus interface units and the dedicated buses connected between the interface units to supply synchronizing pulses.
- Figure 2 illustrates a block diagram of one of the bus interfaces units shown in Figure 1. •
- Figure 3 and 3a show the synchronizing hardware in the BIU with the activating logic which produces the Interrupt signals, etc.
- Figure 4 shows a flow diagram of the software supervisory routine for the Bus Interface Units.
- Each of the processors includes a Bus
- Interface Unit for interprocessor communication and synchronization at the end of each processor minor frame.
- the interface units are interconnected by dedicated buses from all processors in the multiprocessor channel.
- a predetermined number of the total sync pulses (as, for example, four out of eight) are applied to the synchronization circuit in the bus interface unit.
- the synchronization logic determines whether the synchronizing pulses are received within a given "time window" (such as two microseconds, for example), which is considered synchronization in real time.
- the synchronization circuit in each interface unit generates an Interrupt pulse, which initiates the software supervisory routine, whenever either one of the following events takes place during each minor frame synchronization sequence:
- At least one sync pulse does not arrive within the predetermined two-microsecond "time win ⁇ ow".
- Figure 1 shows a block diagram of a redundant multiprocessor channel having eight processing and/or I/ modules, each with its bus interface unit.
- processors and bus interface units are shown at 10, 11, 12, and 13, with the remaining four (4) being represented by the dots 14.
- the bus interface units associated with these modules have eight (8) input lines and an output line 20.
- Four (4) of the input lines are shown at 15, 16, 17, and 18, with the remaining four (4) being shown by the dots.
- the bus interface units are interconnected by eight (8) dedicated serial data buses 21, 22, 23 and 24., with the remaining four being shown by the dots 25.
- output line 20 from each Bus Interface Unit is applied to its own bus interface unit over line 15 ana to the bus interface units of the remaining seven mo ⁇ ules over the dedicated buses 21-24.
- the bus interface unit receives eight (8) status wor ⁇ /sync signals at the end of each minor frame, four of which are connected to the synchronization hardware logic to ascertain whether the processors are in synchronism.
- processors come to the end of one minor frame and initiate the next minor frame within two microseconds, they are considered synchronized.
- the software supervisory routine is always initiated when all four sync pulses are received in the "time window”.
- the ambiguity is resolved by replacing one pulse and processor in each pair during the next minor frame to determine which pair was in error. During the third minor frame, the routine then substitutes the remaining one of erroneous pair.
- minor frame is used to mean an interval during which at least some part of the program is executed; i.e., one of the repetitive computational intervals.
- the processor in executing its program, usually executes certain instructions every minor frame, some instructions every other or once every several minor frames, ana some once every major frame. While a minor frame of 6.25 milliseconds and a major frame of 100 milliseconds (i.e., 16 minor frames) is, for the sake of convenience, used in the description of the invention, it will be obvious that the invention is by no means so limited and the duration of a minor frame, the number of minor frames in a major frame, ana the time duration of the major frame may be varied to suit the particular application. Similarly, the use of a "time window" of two (2) microseconds to define minor frame synchronism merely exemplifies one application and that other "time window" intervals may be used.
- the maximum system "skew” is just under six (6) microseconds. That is, if each of the last three (3) pulses arrives 1.9 microseconds after the preceding one, the system is considered in synchronism. But the total interval or "skew” between the four (4) sync pulses is just under six (6) microseconds. However, even with a maximum, "skew" of just under six (6) microseconds and a minor time frame of 6.25 milliseconds, the accuracy of the synchronization, in this worst case, is within one-tenth of one percent of the minor frame period.
- FIG 2 is a block diagram of a bus interface unit (BIU) shown in Figure 1.
- the bus interface unit includes a programmable frame counter 30 which generates the 6.25 millisecond minor frame time interval. At the end of each 6.25 millisecond minor frame count, frame counter 30 generates a "frame strobe" pulse which is applied to BIU control circuit 32.
- BIU control circuit 32 generates a status word and a sync pulse in response to the "status word". All the other processor/BIUs operate in the same manner to generate sync pulses.
- Sync pulses from all of the processors are received in data networks 34-41.
- a selecting or multiplexing circuit not shown, selects four of the eight sync pulses for application to the synchronizer.
- the selected sync pulses are applied to a local reset generator 43.
- Generator 43 includes sync pulse decision logic hardware which determines whether the sync pulses arrive during the "time window" and stores that information.
- the local sync pulse decision logic actuates a pulse generator to produce the processor Interrupt pulse. This initiates the software supervisory routine from the processor which d-etermines the synchronizer status to see if there has been a failure, identifies any failed pulse and processor, and removes the failed sync pulse and processor.
- a reset pulse is generated one microsecond after the Interrupt pulse.
- the reset pulse is applied to frame counter 30 to initiate the new minor frame count one microsecond after the Interrupt pulse initiates the software service routine.
- the local reset generator 43 contains ONE OUT OF FOUR, TWO OUT OF FOUR, THREE OUT OF FOUR, and FOUR OUT OF FOUR synchronizer decision logic circuits to generate the processor Interrupt pulse upon appearance of all four pulses, or if the TWO OUT OF FOUR or THREE OUT OF FOUR circuits time out; i.e., if one or more of the remaining sync pulses are separated by an interval greater than the two microsecond "time window". Information about the states of the logic circuits and the identity of the sync pulses which have or have not arrived in the "time winoow" is stored in a buffer storage means.
- the buffer element is interrogate ⁇ during the supervisory software routine to identify any failed sync pulse and to permit removal of the failed pulse or pulses and their associated processors.
- the invention is by no means limited to an eight (8) channel processor in which four (4) sync pulses are utilized for minor frame synchronization. More generally, in a system using N sync pulses, the synchronizer will contain ONE OUT OF N, TWO OUT OF N, . . . N OUT OF N decision logic circuits to generate the INTERRUPT signal whenever N OUT OF N pulses have arrived or if any but the ONE OUT OF N logic circuits indicates a pulse separation greater than the 2 microsecond "time window".
- an Interrupt signal also freezes the synchronizer circuit to inhibit any further external input, such as sync or clock pulses, to the synchronizer hardware so that the processor can examine the health of the circuit during the supervisory routine.
- the processor resets the synchronizer hardware to prepare it for the next minor frame synchronization, Interrupt and supervisory routine sequence.
- Figure 3 and 3a show the local reset generator 43 to include an Interrupt pulse generator 41, a status buffer 42 which stores information on the status of the synchronizer, the ONE OUT OF FOUR path 44, TWO OUT OF FOUR path 45, THREE OUT OF FOUR path 46 and FOUR OUT OF FOUR path 47, the outputs of which are connected to Buffer 42, Logic decision circuits 48-51 in paths 44, 45 and 46 are coupled through timer control OR gates 52-54 to timers 55-57.
- the logic decision networks are controlled from quad input latches 58-61 which are set in response to the sync input pulses.
- Status buffer 42 is also coupled to the quad latches 58-61 and registers the status of these quad latches so that the identity of any failed sync pulse (ana its associated processor) may be rea ⁇ ily determined during the software supervisory routine.
- Interrupt Pulse Generator 41 The outputs from each of the sync pulse paths, except for ONE OUT OF FOUR path 44, are connected to Interrupt Pulse Generator 41 through an Interrupt Pulse AND gate 62.
- AND gate 62 actuates the Interrupt generator 41 (which takes the form of a Digital Single Shot 63) to produce an Interrupt pulse.
- the Interrupt pulse on line 64 is applied to the local processor to initiate the software supervisory routine.
- the appearance of the negative going Interrupt pulse also causes the. - processor to generate a Status Buffer Enable pulse which allows the information stored in Status Buffer 42 to be retrieved over data bus 65 during the supervisory routine.
- Digital Single Shot 63 generates a reset pulse one (1) microsecond after the Interrupt pulse.
- the reset pulse is applied over line 66 to reset Digital Single Shot 63 and to the reset terminal of counter 30 to initiate the next minor frame interval.
- the Interrupt pulse is also applied over lead 67 and inverting amplifier 68 to the inputs of the quad latch OR gates 69-72 to freeze the input to the quad latches and to block further sync input pulses to the latches.
- the Interrupt pulse on line 67 also disables clock pulse AND gate 73 to block clock pulses from timing counters 55-57.
- the decision logic in the ONE OUT OF FOUR path actuates counter 55 on receipt of any sync pulse.
- Counter 55 is disabled by the TWO OUT OF FOUR path if another pulse arrives in the two (2) microsecond "time window”. If counter 55 counts out because a 2nd pulse does not arrive within 2 usecs, a latch set signal is generated for STATUS BUFFER 42.
- the decision logic in the TWO OUT OF FOUR path is actuated on receipt of any combination of two sync pulses to initiate the two (2) microsecond count.
- Counter 56 is disabled by the THREE OUT OF FOUR path if a 3rd pulse arrives within a two microsecond "time winddw" after the 2nd pulse.
- Counter 56 times out if a 3rd pulse does not arrive within 2 usecs after the 2nd pulse and actuates Interrupt pulse generator 41 to initiate the supervisory software routine. This information is Stored in STATUS BUFFER 42.
- the THREE OUT OF FOUR path Upon receipt of any combination of three pulses, the THREE OUT OF FOUR path is actuated and counter 57 begins its count. Counter 57 is disabled by the FOUR OUT OF FOUR path if the 4th pulse arrives in two microsecond "time window", i.e., before counter 57 counts out. If the 4th pulse does not arrive, an INTERRUPT pulse is generated. If counter 57 counts out, that information is stored in STATUS BUFFER 42.
- the FOUR OUT OF FOUR path is activated if all four (4) pulses are received in the "time window", to generate the INTERRUPT pulse.
- the status of this path is stored in STATUS BUFFER 42.
- Input latches 58-61 are actuated in response to the negative going sync pulses A-D-.
- the output from the latches are connected to the decision logic circuits in paths 44-47 which operate on negative logic.
- the inputs to the decision logic circuits are connected to the inverted, or NOT ZERO, output terminals of the latches.
- the NOT ZERO terminals of the latches are in the logic ONE state.
- Sync pulses set the latches so that the output from the NOT ZERO terminal goes to ZERO.
- Sync pulses A, B, C ana D are applied to one input of OR gates 69-72.
- the other input to each OR gate is coupled through line 67 and inverter 68 to Interrupt signal generator 41.
- one input to each gate is at logic ZERO.
- the appearance of negative going sync pulse causes both inputs to go to ZERO and the output of the OR gate goes to ZERO, setting the associated latch and causing the output from the NOT ZERO terminal to go from ONE to ZERO.
- the ONE OUT OF FOUR sync decision logic 48 is mechanized in the form of a four input AND gate 75 connected to the NOT ZERO terminals of latches
- Decision logic circuit 49 in TWO OUT OF FOUR path 45 includes a six input AND ga e 76 connected to OR gates 77-82.
- the inputs of OR gates 77-82 are connected to latches 58-61.
- the inputs to the individual OR gates represent the six possible combinations of the four sync pulses. In the absence of two (2) sync pulses, the outputs from all the OR gates is ONE and the output from AND gate 76 is also ONE. Whenever any combination of two sync pulses appears, the output from one of OR gates 77-82 goes to ZERO. As a result, one input to AND gate 76 goes to ZERO and its output goes to ZERO.
- Decision logic circuit 50 in the THREE OUT OF FOUR path includes a four input AND gate 77 connected to OR gates 78-81 which represent all possible combinations of three sync pulses. Any combination of three pulses causes the output of one of these OR gates to go to ZERO driving the output of AND gate 77 to ZERO.
- the FOUR OUT OF FOUR decision logic is a four input OR gate 82 having inputs from all four of the latches.
- the output of OR gate 82 is ONE until all four inputs to the OR gate go to ZERO, a condition possible only if all four sync pulses have arrived.
- the decision logic circuits control OR gates 52-54 through which the clock pulses for the counters must pass. Whenever the Boolean equation is satisfied for each of the decision logic circuits, its output changes enabling the three input control OR gates in the ONE, TWO ana THREE OUT OF FOUR paths ana clock pulses from AND gate 73 are applied to the counters which begin to count. If the other sync pulses do not arrive within the 2 microsecond "window", the counter counts out and the output from counters 56 and 57 initiate the Interrupt pulse.
- inverting amplifiers 85, 86 and 87 connected between the outputs of the logic decision circuits in the next higher path, i.e., AND gates 76, 77 and OR gate 82 disable OR gates 52-54 and block further clock pulses from the counters.
- Timing out of counter 56 or 57 or the change of state of OR gate 82 in ⁇ icating that at least three (3) pulses have arrived in the 2 usec. window, results in one input to AND gate 62 going to a logic ZERO state causing its output to trigger Digital Single Shot 63 to produce the negative going local processor Interrupt pulse.
- the output states of the counters and OR gate 62 is stored in buffer 42.
- the Interrupt pulse initiates operation of the software supervisory routine which identifies the status of the sync circuits and identifies any sync pulses which are out of sync.
- a reset pulse is generated by the Digital Single Shot. This pulse resets programmable counter 30 and initiates the start of the next minor frame count.
- the reset pulse also resets Digital Single Shot 63 preparing it for operation of the next synchronizing sequence
- a watchdog (override) circuit 88 is provided to generate an Interrupt pulse in the event that any synchronizer circuit indicates that three of the four sync pulses have not arrived; i.e., the TWO, THREE and FOUR OUT OF FOUR paths are not actuated, since this is an indication that the synchronizer is faulty ana not that three processors are out of sync. This requires that synchronizer and its associated processor be removed.
- no Interrupt pulse is generated if three sync pulses are ' missing because the decision logic circuits in the TWO, THREE and FOUR OUT OF FOUR paths will disable the clock pulse OR gates.
- the watchdog circuit which has an internal clock and counter, generates an Interrupt pulse if it is allowed to count for an interval larger than the minor frame (viz, 9 milliseconds vs. the 6.25 millisecond minor frame interval).
- the watchdog circuit includes counter 89 which has a counting period larger than the minor frame interval.
- the counter is coupled through the AND gate 90 to the progammable counter and the sync reset pulse line from the local processor. Thus, if an Interrupt pulse is generated by the synchronizing circuit at the end of a minor frame, the watchdog circuit counter is reset each time programmable counter 30 begins its minor frame count.
- the watchdog counter continues counting because it is not reset. At some time after a minor frame interval, the watchdog counter counts out ano generates an Interrupt signal for the local processor which then initiates the software supervisory routine. During the software supervisory routine it is noteo that three pulses have not arrived indicating a faulty synchronizer ano the software routine then turns off the local processor and removes it from operation.
- the output lines from Quad latches 58-61 are also connected to a four (4) bit latch which is set from counter 55 in the ONE OUT OF FOUR path. The four outputs from this latch are connected to Status Data Buffer 42.
- Figure 4 shows a flow diagram of the Interrupt service routine initiated at the end of each minor frame.
- the supervisory software Upon generation of the Interrupt signal, the supervisory software begins its program by transmitting a sync pulse to data buffer 42 to permit status data to be read out over data bus terminals 65 to determine which sync pulses and processors may have failed.
- the service routine first determines whether the data buffer input A associated with the FOUR OUT OF FOUR path is set, indicating that the Interrupt pulse was generated here. If it is set, meaning the Interrupt came from the FOUR OUT OF FOUR path, this indicates that the counters in the TWO and THREE OUT OF FOUR paths have not counted out..
- the supervisory routine determines which of the sync pulses was early. Having identified the "early" sync pulse, that information is noted and the system is repaired by replacing that sync pulse and its associated processor with one of the remaining four processors during the next minor frame.
- data input A is not set, indicating that a fourth pulse has not arrived because an INTERRUPT pulse has been generated prior to the arrival of the fourth sync pulse
- the data buffer is interrogated to identify which sync pulse or pulses have failed to arrive within the "time window”. If the counter in the THREE OUT OF FOUR path has timed out because one pulse is "late”, data bus input B would be set.
- the data buffer is interrogated to determine which of the quad latch input networks is still in the logic ONE state indicating that its associated pulse has not arrived. This condition is then reported and the circuit repaired by removing the sync pulse and associated processor and replacing it with a good processor; i.e., one in sync.
- the circuit is further interrogted to determine whether data buffer input D is set or not and the sequence continued. That is, if D is set indicating that the counter in ONE OUT OF FOUR path has counted out, it shows a two pulse failure condition in which one pulse is "early” ano one pulse is "late”. The "early" pulse is identified and replaced ana the routine continues to the end.
- data buffer input B is not set, then data buffer input C associated with the counter in TWO OUT OF FOUR path is interrogated. If C is set, this shows a two sync pulse failure in which two pulses did not arrive. The missing sync pulses are identified from the state of their associated latches and this information is stored in the processor.
- a two pulse failure in which two pulses did not arrive is ambiguous in the sense that it is not certain whether two pulses arrived "early” or two pulses arrived “late”.
- the supervisory software routine is designed to determine and correct such a situation. If the identified situation has not occurred before, one processor associated respectively with the "early” pair and one with the "late” pair is replaced. At the end of the next minor frame, the remaining one of the two processors in one of the pairs will be out of sync, thus indicating whether one pair is "late” or one pair is "early”. The remaining faulty processor is replaced in the next iteration, thus curing the system within three minor frames. However, if the supervisory routine shows that this failure pattern has occurred before, then the conclusion is that either the synchronizers or the associated processors are faulty and are immediately removed from operation and replaed with two healthy and in-sy ⁇ c processors.
- the supervisory routine will show that data buffer input C associated with the TWO OUT OF FOUR path is not set, indicating that the synchronizer is faulty and the associated processor is removed.
- the counters in the synchronization paths which are 16-bit counters operated from 8 MHz clock pulses, generate a "time window" of two (2) microseconos; i.e., they will count out after 2 usecs.
- Counter 55 begins its count when the first sync pulse arrives and the ONE OUT OF FOUR sync decision logic AND gate 75 goes to the logic ZERO state enabling OR gate 52 to pass clock pulses from AND gates 73 to the counter. If a second sync pulse arrives within the two microsecond "time window", the TWO OUT OF FOUR logic will disable counter 55 because inverting amplifier 85 disables OR gate 52 and blocks clock pulses for counter 55.
- OR gate 54 When the output of AND gate 77 in the THREE OUT OF FOUR path goes to ZERO, OR gate 54 is enabled and counter 57 in that path begins to count. If the fourth sync pulse does not arrive within two microseconds, counter 57 counts out and generates an Interrupt pulse thorugh AND gate 62 and Digital Single Shot 63. If the fourth pulse arrives within two microseconds, OR gate 82 in the FOUR OUT OF FOUR logic path changes state and disables OR gate 54 through inverting amplifier 87. However, the arrival of the fourth pulse within the "time window" itself generates Interrupt pulse by actuating AND gate 62 to trigger Digital Single Shot 58. In summary, an Interrupt pulse is generated either if the counter in the TWO, or THREE OUT OF FOUR paths count out, or if the output of the FOUR OUT OF FOUR logic decision circuit goes to the logic ZERO state.
- any of these Interrupt signals then initiate the minor frame Interrupt software service routine which then checks the status of the synchronizer and the individual sync pulses by interrogating the data stored in sync circuit buffer 54.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
Abstract
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/615,965 US4589066A (en) | 1984-05-31 | 1984-05-31 | Fault tolerant, frame synchronization for multiple processor systems |
US615965 | 2000-07-14 |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0182816A1 true EP0182816A1 (fr) | 1986-06-04 |
EP0182816A4 EP0182816A4 (fr) | 1987-03-30 |
EP0182816B1 EP0182816B1 (fr) | 1993-04-21 |
Family
ID=24467490
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP85902392A Expired - Lifetime EP0182816B1 (fr) | 1984-05-31 | 1985-05-06 | Synchronisation de sequence insensible aux defaillances pour systemes a processeurs multiples |
Country Status (5)
Country | Link |
---|---|
US (1) | US4589066A (fr) |
EP (1) | EP0182816B1 (fr) |
JP (1) | JPS6121562A (fr) |
DE (1) | DE3587284T2 (fr) |
WO (1) | WO1985005707A1 (fr) |
Families Citing this family (100)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4696008A (en) * | 1983-12-02 | 1987-09-22 | Canon Kabushiki Kaisha | Data storing device having position determining means |
US4696019A (en) * | 1984-09-19 | 1987-09-22 | United Technologies Corporation | Multi-channel clock synchronizer |
US4742520A (en) * | 1984-09-26 | 1988-05-03 | Texas Instruments Incorporated | ALU operation: modulo two sum |
US4998279A (en) * | 1984-11-30 | 1991-03-05 | Weiss Kenneth P | Method and apparatus for personal verification utilizing nonpredictable codes and biocharacteristics |
US4885778A (en) * | 1984-11-30 | 1989-12-05 | Weiss Kenneth P | Method and apparatus for synchronizing generation of separate, free running, time dependent equipment |
US5168520A (en) * | 1984-11-30 | 1992-12-01 | Security Dynamics Technologies, Inc. | Method and apparatus for personal identification |
US5367572A (en) * | 1984-11-30 | 1994-11-22 | Weiss Kenneth P | Method and apparatus for personal identification |
US4700346A (en) * | 1985-05-10 | 1987-10-13 | Tandem Computers Incorporated | Self-checking, dual railed, leading edge synchronizer |
US4942523A (en) * | 1985-05-31 | 1990-07-17 | Hewlett-Packard Company | Method for recovery from synchronization loss in a queued data transfer |
US4811283A (en) * | 1985-05-31 | 1989-03-07 | Hewlett-Packard Company | Recovery system for queued data transfer synch. loss utilizing error flag and status memories |
US4757442A (en) * | 1985-06-17 | 1988-07-12 | Nec Corporation | Re-synchronization system using common memory bus to transfer restart data from non-faulty processor to failed processor |
US4710926A (en) * | 1985-12-27 | 1987-12-01 | American Telephone And Telegraph Company, At&T Bell Laboratories | Fault recovery in a distributed processing system |
JPS6345670A (ja) * | 1986-08-13 | 1988-02-26 | Hitachi Ltd | プロセツサ間同期装置 |
CN1008018B (zh) * | 1986-09-27 | 1990-05-16 | 徐肇昌 | 一种具有合作能力的同构型多计算机系统及其合作方法 |
US4845522A (en) * | 1986-11-04 | 1989-07-04 | Hiroyuki Kataoka | Data communication system for camera system |
US5020024A (en) * | 1987-01-16 | 1991-05-28 | Stratus Computer, Inc. | Method and apparatus for detecting selected absence of digital logic synchronism |
US5185877A (en) * | 1987-09-04 | 1993-02-09 | Digital Equipment Corporation | Protocol for transfer of DMA data |
EP0306211A3 (fr) * | 1987-09-04 | 1990-09-26 | Digital Equipment Corporation | Système synchronisé à double calculateur |
CA2003338A1 (fr) * | 1987-11-09 | 1990-06-09 | Richard W. Cutts, Jr. | Synchronisation d'un ordinateur insensible aux defaillances a processeurs multiples |
AU616213B2 (en) * | 1987-11-09 | 1991-10-24 | Tandem Computers Incorporated | Method and apparatus for synchronizing a plurality of processors |
US4937741A (en) * | 1988-04-28 | 1990-06-26 | The Charles Stark Draper Laboratory, Inc. | Synchronization of fault-tolerant parallel processing systems |
US5204952A (en) * | 1988-07-18 | 1993-04-20 | Northern Telecom Limited | Duplex processor arrangement for a switching system |
JPH0797328B2 (ja) * | 1988-10-25 | 1995-10-18 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | フオールト・トレラント同期システム |
US5128996A (en) * | 1988-12-09 | 1992-07-07 | The Exchange System Limited Partnership | Multichannel data encryption device |
US5123047A (en) * | 1988-12-09 | 1992-06-16 | The Exchange System Limited Partnership | Method of updating encryption device monitor code in a multichannel data encryption system |
US4965717A (en) * | 1988-12-09 | 1990-10-23 | Tandem Computers Incorporated | Multiple processor system having shared memory with private-write capability |
AU625293B2 (en) * | 1988-12-09 | 1992-07-09 | Tandem Computers Incorporated | Synchronization of fault-tolerant computer system having multiple processors |
US5117442A (en) * | 1988-12-14 | 1992-05-26 | National Semiconductor Corporation | Methods and circuits for synchronizing signals in a modular redundant fault tolerant computer system |
US5270931A (en) * | 1989-02-23 | 1993-12-14 | The Boeing Company | Software controlled aircraft component configuration system |
EP0394514B1 (fr) * | 1989-04-25 | 1994-07-13 | Siemens Aktiengesellschaft | Méthode de synchronisation d'équipements de traitement de données |
US5153881A (en) * | 1989-08-01 | 1992-10-06 | Digital Equipment Corporation | Method of handling errors in software |
US5251227A (en) * | 1989-08-01 | 1993-10-05 | Digital Equipment Corporation | Targeted resets in a data processor including a trace memory to store transactions |
US5068780A (en) * | 1989-08-01 | 1991-11-26 | Digital Equipment Corporation | Method and apparatus for controlling initiation of bootstrap loading of an operating system in a computer system having first and second discrete computing zones |
US5163138A (en) * | 1989-08-01 | 1992-11-10 | Digital Equipment Corporation | Protocol for read write transfers via switching logic by transmitting and retransmitting an address |
US5163052A (en) * | 1989-10-12 | 1992-11-10 | Ncr Corporation | High reliability computer diagnostics system |
US5295258A (en) * | 1989-12-22 | 1994-03-15 | Tandem Computers Incorporated | Fault-tolerant computer system with online recovery and reintegration of redundant components |
US5203004A (en) * | 1990-01-08 | 1993-04-13 | Tandem Computers Incorporated | Multi-board system having electronic keying and preventing power to improperly connected plug-in board with improperly configured diode connections |
US6816872B1 (en) | 1990-04-26 | 2004-11-09 | Timespring Software Corporation | Apparatus and method for reconstructing a file from a difference signature and an original file |
US5450573A (en) * | 1990-08-14 | 1995-09-12 | Siemens Aktiengesellschaft | Device for monitoring the functioning of external synchronization modules in a multicomputer system |
US5978831A (en) * | 1991-03-07 | 1999-11-02 | Lucent Technologies Inc. | Synchronous multiprocessor using tasks directly proportional in size to the individual processors rates |
JP3040529B2 (ja) * | 1991-05-23 | 2000-05-15 | 富士通株式会社 | 動画像処理装置 |
US5732164A (en) * | 1991-05-23 | 1998-03-24 | Fujitsu Limited | Parallel video processor apparatus |
US5237614A (en) * | 1991-06-07 | 1993-08-17 | Security Dynamics Technologies, Inc. | Integrated network security system |
US5421002A (en) * | 1991-08-09 | 1995-05-30 | Westinghouse Electric Corporation | Method for switching between redundant buses in a distributed processing system |
US5506964A (en) * | 1992-04-16 | 1996-04-09 | International Business Machines Corporation | System with multiple interface logic circuits including arbitration logic for individually linking multiple processing systems to at least one remote sub-system |
GB2266979A (en) * | 1992-05-12 | 1993-11-17 | Apple Computer | Phase register for synchronization of multiple signal processors. |
DE4219005A1 (de) * | 1992-06-10 | 1993-12-16 | Siemens Ag | Rechnersystem |
US6233702B1 (en) * | 1992-12-17 | 2001-05-15 | Compaq Computer Corporation | Self-checked, lock step processor pairs |
US6157967A (en) * | 1992-12-17 | 2000-12-05 | Tandem Computer Incorporated | Method of data communication flow control in a data processing system using busy/ready commands |
DE69401345T2 (de) * | 1993-02-26 | 1997-06-26 | Honeywell Inc | Verfahren und geraet zur synchronisationsarbitrierung |
JPH0773059A (ja) * | 1993-03-02 | 1995-03-17 | Tandem Comput Inc | フォールトトレラント型コンピュータシステム |
US5522029A (en) * | 1993-04-23 | 1996-05-28 | International Business Machines Corporation | Fault tolerant rendezvous and semaphore for multiple parallel processors |
US5388102A (en) * | 1993-07-01 | 1995-02-07 | At&T Corp. | Arrangement for synchronizing a plurality of base stations |
US5812757A (en) * | 1993-10-08 | 1998-09-22 | Mitsubishi Denki Kabushiki Kaisha | Processing board, a computer, and a fault recovery method for the computer |
US5727184A (en) * | 1994-06-27 | 1998-03-10 | Cirrus Logic, Inc. | Method and apparatus for interfacing between peripherals of multiple formats and a single system bus |
US5812858A (en) * | 1994-09-16 | 1998-09-22 | Cirrus Logic, Inc. | Method and apparatus for providing register and interrupt compatibility between non-identical integrated circuits |
US5742753A (en) * | 1996-06-06 | 1998-04-21 | The Boeing Company | Mesh interconnected array in a fault-tolerant computer system |
DE19626184C2 (de) * | 1996-06-29 | 1998-07-30 | Alexander Ernst Erdwin Lahmann | Vorrichtung zum Betreiben eines Systems mit zwei funktionsmäßig in einem Rechner parallel geschalteten Prozessoren |
US5784386A (en) * | 1996-07-03 | 1998-07-21 | General Signal Corporation | Fault tolerant synchronous clock distribution |
US5801783A (en) * | 1996-10-31 | 1998-09-01 | Lucent Technologies Inc. | Remote accurate frequency generation using a numerically controlled oscillator |
US5983371A (en) * | 1997-07-11 | 1999-11-09 | Marathon Technologies Corporation | Active failure detection |
US6370657B1 (en) * | 1998-11-19 | 2002-04-09 | Compaq Computer Corporation | Hot processor swap in a multiprocessor personal computer system |
US7350116B1 (en) | 1999-06-08 | 2008-03-25 | Cisco Technology, Inc. | Clock synchronization and fault protection for a telecommunications device |
US6683848B1 (en) * | 1999-06-08 | 2004-01-27 | Cisco Technology, Inc. | Frame synchronization and fault protection for a telecommunications device |
US6631483B1 (en) | 1999-06-08 | 2003-10-07 | Cisco Technology, Inc. | Clock synchronization and fault protection for a telecommunications device |
US6687851B1 (en) * | 2000-04-13 | 2004-02-03 | Stratus Technologies Bermuda Ltd. | Method and system for upgrading fault-tolerant systems |
US6820213B1 (en) | 2000-04-13 | 2004-11-16 | Stratus Technologies Bermuda, Ltd. | Fault-tolerant computer system with voter delay buffer |
US6802022B1 (en) | 2000-04-14 | 2004-10-05 | Stratus Technologies Bermuda Ltd. | Maintenance of consistent, redundant mass storage images |
US6691225B1 (en) | 2000-04-14 | 2004-02-10 | Stratus Technologies Bermuda Ltd. | Method and apparatus for deterministically booting a computer system having redundant components |
US6901481B2 (en) | 2000-04-14 | 2005-05-31 | Stratus Technologies Bermuda Ltd. | Method and apparatus for storing transactional information in persistent memory |
US6587800B1 (en) * | 2000-06-30 | 2003-07-01 | Intel Corporation | Reference timer for frequency measurement in a microprocessor |
US6813721B1 (en) * | 2000-09-20 | 2004-11-02 | Stratus Computer Systems, S.A.R.L. | Methods and apparatus for generating high-frequency clocks deterministically from a low-frequency system reference clock |
GB2370380B (en) | 2000-12-19 | 2003-12-31 | Picochip Designs Ltd | Processor architecture |
US7065672B2 (en) * | 2001-03-28 | 2006-06-20 | Stratus Technologies Bermuda Ltd. | Apparatus and methods for fault-tolerant computing using a switching fabric |
US7155721B2 (en) * | 2002-06-28 | 2006-12-26 | Hewlett-Packard Development Company, L.P. | Method and apparatus for communicating information between lock stepped processors |
US7085959B2 (en) * | 2002-07-03 | 2006-08-01 | Hewlett-Packard Development Company, L.P. | Method and apparatus for recovery from loss of lock step |
GB2411270B (en) * | 2002-07-03 | 2005-12-21 | Hewlett Packard Development Co | Method and apparatus for recovery from loss of lock step |
GB2396446B (en) * | 2002-12-20 | 2005-11-16 | Picochip Designs Ltd | Array synchronization |
US7404105B2 (en) | 2004-08-16 | 2008-07-22 | International Business Machines Corporation | High availability multi-processor system |
GB2454865B (en) * | 2007-11-05 | 2012-06-13 | Picochip Designs Ltd | Power control |
GB2466661B (en) * | 2009-01-05 | 2014-11-26 | Intel Corp | Rake receiver |
US8024069B2 (en) | 2009-01-28 | 2011-09-20 | Ge Intelligent Platforms, Inc. | System and method for path planning |
GB2470037B (en) | 2009-05-07 | 2013-07-10 | Picochip Designs Ltd | Methods and devices for reducing interference in an uplink |
GB2470771B (en) | 2009-06-05 | 2012-07-18 | Picochip Designs Ltd | A method and device in a communication network |
GB2470891B (en) | 2009-06-05 | 2013-11-27 | Picochip Designs Ltd | A method and device in a communication network |
GB2474071B (en) | 2009-10-05 | 2013-08-07 | Picochip Designs Ltd | Femtocell base station |
GB2482869B (en) | 2010-08-16 | 2013-11-06 | Picochip Designs Ltd | Femtocell access control |
GB2489919B (en) | 2011-04-05 | 2018-02-14 | Intel Corp | Filter |
GB2489716B (en) | 2011-04-05 | 2015-06-24 | Intel Corp | Multimode base system |
GB2491098B (en) | 2011-05-16 | 2015-05-20 | Intel Corp | Accessing a base station |
EP2657797B1 (fr) * | 2012-04-27 | 2017-01-18 | Siemens Aktiengesellschaft | Procédé de fonctionnement d'un système d'automatisation redondant |
US9342358B2 (en) | 2012-09-14 | 2016-05-17 | General Electric Company | System and method for synchronizing processor instruction execution |
US9256426B2 (en) | 2012-09-14 | 2016-02-09 | General Electric Company | Controlling total number of instructions executed to a desired number after iterations of monitoring for successively less number of instructions until a predetermined time period elapse |
US9836318B2 (en) * | 2014-02-21 | 2017-12-05 | Infineon Technologies Ag | Safety hypervisor function |
CN104268037A (zh) * | 2014-09-10 | 2015-01-07 | 上海自仪泰雷兹交通自动化系统有限公司 | 热冗余联锁子系统及其主备切换方法 |
WO2021011045A2 (fr) | 2019-04-25 | 2021-01-21 | Aerovironment, Inc. | Équipement de support au sol d'aéronef à grande autonomie à haute altitude |
JP7472169B2 (ja) | 2019-04-25 | 2024-04-22 | エアロバイロメント,インコーポレイテッド | 高高度長航続時間航空機の上昇及び滑空動作の方法 |
EP3959617A4 (fr) * | 2019-04-25 | 2023-06-14 | AeroVironment, Inc. | Systèmes et procédés de calcul de commande distribuée pour un aéronef haute altitude à grande autonomie |
US10924091B2 (en) | 2019-07-02 | 2021-02-16 | Stmicroelectronics International N.V. | Immediate fail detect clock domain crossing synchronizer |
CN110686670B (zh) * | 2019-09-25 | 2023-04-28 | 天津津航计算技术研究所 | 一种嵌入式系统的双路导航通讯装置 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3921149A (en) * | 1973-03-28 | 1975-11-18 | Hasler Ag | Computer comprising three data processors |
US4330826A (en) * | 1980-02-05 | 1982-05-18 | The Bendix Corporation | Synchronizer and synchronization system for a multiple computer system |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3665173A (en) * | 1968-09-03 | 1972-05-23 | Ibm | Triple modular redundancy/sparing |
FR1587572A (fr) * | 1968-10-25 | 1970-03-20 | ||
US3566280A (en) * | 1969-03-07 | 1971-02-23 | Martin Marietta Corp | Digital communications clock synchronizer for responding to pulses of predetermined width and further predictable pulses of sufficient energy level during particular interval |
DE2202231A1 (de) * | 1972-01-18 | 1973-07-26 | Siemens Ag | Verarbeitungssystem mit verdreifachten systemeinheiten |
US3932847A (en) * | 1973-11-06 | 1976-01-13 | International Business Machines Corporation | Time-of-day clock synchronization among multiple processing units |
JPS5814692B2 (ja) * | 1978-06-16 | 1983-03-22 | 日本国有鉄道 | 多重系同期運転方式 |
DE2939487A1 (de) * | 1979-09-28 | 1981-04-16 | Siemens AG, 1000 Berlin und 8000 München | Rechnerarchitektur auf der basis einer multi-mikrocomputerstruktur als fehlertolerantes system |
US4323966A (en) * | 1980-02-05 | 1982-04-06 | The Bendix Corporation | Operations controller for a fault-tolerant multiple computer system |
US4375683A (en) * | 1980-11-12 | 1983-03-01 | August Systems | Fault tolerant computational system and voter circuit |
US4404675A (en) * | 1981-04-27 | 1983-09-13 | Gte Automatic Electric Incorporated | Frame detection and synchronization system for high speed digital transmission systems |
US4503490A (en) * | 1981-06-10 | 1985-03-05 | At&T Bell Laboratories | Distributed timing system |
-
1984
- 1984-05-31 US US06/615,965 patent/US4589066A/en not_active Expired - Fee Related
-
1985
- 1985-05-06 WO PCT/US1985/000807 patent/WO1985005707A1/fr active IP Right Grant
- 1985-05-06 EP EP85902392A patent/EP0182816B1/fr not_active Expired - Lifetime
- 1985-05-06 DE DE85902392T patent/DE3587284T2/de not_active Expired - Fee Related
- 1985-05-29 JP JP60114427A patent/JPS6121562A/ja active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3921149A (en) * | 1973-03-28 | 1975-11-18 | Hasler Ag | Computer comprising three data processors |
US4330826A (en) * | 1980-02-05 | 1982-05-18 | The Bendix Corporation | Synchronizer and synchronization system for a multiple computer system |
Non-Patent Citations (2)
Title |
---|
PROCEEDINGS OF THE 8TH ANNUAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 12th-14th May 1981, Minneapolis, Minnesota, pages 163-170, IEEE, New York, US; G.W. GEITZ et al.: "BFS-Realization of a fault-tolerant architecture" * |
See also references of WO8505707A1 * |
Also Published As
Publication number | Publication date |
---|---|
WO1985005707A1 (fr) | 1985-12-19 |
JPS6121562A (ja) | 1986-01-30 |
DE3587284T2 (de) | 1993-12-02 |
DE3587284D1 (de) | 1993-05-27 |
EP0182816A4 (fr) | 1987-03-30 |
EP0182816B1 (fr) | 1993-04-21 |
US4589066A (en) | 1986-05-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4589066A (en) | Fault tolerant, frame synchronization for multiple processor systems | |
US4366535A (en) | Modular signal-processing system | |
US5349654A (en) | Fault tolerant data exchange unit | |
US4497059A (en) | Multi-channel redundant processing systems | |
JPH02503122A (ja) | 耐障害多重ノード処理装置用動作制御装置 | |
US5572620A (en) | Fault-tolerant voter system for output data from a plurality of non-synchronized redundant processors | |
SE506739C2 (sv) | Drift och underhåll av klockdistributionsnät med redundans | |
US3624372A (en) | Checking and fault-indicating arrangements | |
US4100605A (en) | Error status reporting | |
IT8322191A1 (it) | Sottosistema di autoprova per sistema di protezione di reattore nucleare | |
US3909795A (en) | Program timing circuitry for central data processor of digital communications system | |
DK153605B (da) | Apparat til overvaagning af taktsignalerne i et digitalt anlaeg | |
US6310895B1 (en) | Clock selector system | |
US4665477A (en) | Method for ensuring safe operation of a programmable automatic control device and automatic control device for carrying out the said method | |
SU1397917A1 (ru) | Двухканальное устройство дл контрол и восстановлени процессорных систем | |
SU1125628A1 (ru) | Устройство дл обнаружени сбоев синхронизируемых дискретных блоков | |
SU1462304A1 (ru) | Генератор случайных сочетаний | |
Infis et al. | Economic approach to fault-tolerant synchronisation | |
SU1176332A1 (ru) | Устройство дл обнаружени сбоев синхронизируемой цифровой системы | |
SU1401587A1 (ru) | Устройство дл контрол последовательности чередовани импульсов | |
SU987815A1 (ru) | Резервированный счетчик импульсов | |
RU2015542C1 (ru) | Устройство для контроля и реконфигурации дублированной вычислительной системы | |
SU907887A1 (ru) | Устройство дл контрол резервированного генератора | |
SU1252780A1 (ru) | Система дл контрол сложных релейных распределителей | |
SU1667078A1 (ru) | Устройство дл контрол сигналов |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB IT |
|
17P | Request for examination filed |
Effective date: 19860611 |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 19870330 |
|
17Q | First examination report despatched |
Effective date: 19890811 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
ITF | It: translation for a ep patent filed | ||
REF | Corresponds to: |
Ref document number: 3587284 Country of ref document: DE Date of ref document: 19930527 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed | ||
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 19940413 Year of fee payment: 10 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 19940414 Year of fee payment: 10 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 19940429 Year of fee payment: 10 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Effective date: 19950506 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 19950506 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Effective date: 19960201 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Effective date: 19960229 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST |