DK495885D0 - Diffusionsisolationslag til en maskeloes belaegningsproces - Google Patents

Diffusionsisolationslag til en maskeloes belaegningsproces

Info

Publication number
DK495885D0
DK495885D0 DK495885A DK495885A DK495885D0 DK 495885 D0 DK495885 D0 DK 495885D0 DK 495885 A DK495885 A DK 495885A DK 495885 A DK495885 A DK 495885A DK 495885 D0 DK495885 D0 DK 495885D0
Authority
DK
Denmark
Prior art keywords
mascular
insulation layer
coating process
diffusion insulation
diffusion
Prior art date
Application number
DK495885A
Other languages
English (en)
Other versions
DK495885A (da
Inventor
Lester Wynn Herron
Ananda Hosakere Kumar
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of DK495885D0 publication Critical patent/DK495885D0/da
Publication of DK495885A publication Critical patent/DK495885A/da

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/38Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions
    • H01L21/388Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions using diffusion into or out of a solid from or into a liquid phase, e.g. alloy diffusion processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C10/00Solid state diffusion of only metal elements or silicon into metallic material surfaces
    • C23C10/04Diffusion into selected surface areas, e.g. using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/24Reinforcing the conductive pattern
    • H05K3/245Reinforcing conductive patterns made by printing techniques or by other techniques for applying conductive pastes, inks or powders; Reinforcing other conductive patterns by such techniques
    • H05K3/246Reinforcing conductive paste, ink or powder patterns by other methods, e.g. by plating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/09Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092Dispersed materials, e.g. conductive pastes or inks
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0302Properties and characteristics in general
    • H05K2201/0317Thin film conductor layer; Thin film passive component
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/02Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
    • H05K2203/025Abrading, e.g. grinding or sand blasting
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/07Treatments involving liquids, e.g. plating, rinsing
    • H05K2203/0736Methods for applying liquids, e.g. spraying
    • H05K2203/0743Mechanical agitation of fluid, e.g. during cleaning of the conductive pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/04Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed mechanically, e.g. by punching
    • H05K3/046Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed mechanically, e.g. by punching by selective transfer or selective detachment of a conductive layer
    • H05K3/048Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed mechanically, e.g. by punching by selective transfer or selective detachment of a conductive layer using a lift-off resist pattern or a release layer pattern

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Mechanical Engineering (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
DK495885A 1984-10-30 1985-10-29 Diffusionsisolationslag til en maskeloes belaegningsproces DK495885A (da)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/666,954 US4582722A (en) 1984-10-30 1984-10-30 Diffusion isolation layer for maskless cladding process

Publications (2)

Publication Number Publication Date
DK495885D0 true DK495885D0 (da) 1985-10-29
DK495885A DK495885A (da) 1986-05-01

Family

ID=24676216

Family Applications (1)

Application Number Title Priority Date Filing Date
DK495885A DK495885A (da) 1984-10-30 1985-10-29 Diffusionsisolationslag til en maskeloes belaegningsproces

Country Status (10)

Country Link
US (1) US4582722A (da)
EP (1) EP0180091B1 (da)
JP (1) JPH0738420B2 (da)
KR (1) KR900000438B1 (da)
CN (1) CN85107549B (da)
AU (1) AU569805B2 (da)
BR (1) BR8504923A (da)
CA (1) CA1267990A (da)
DE (1) DE3576098D1 (da)
DK (1) DK495885A (da)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4582722A (en) * 1984-10-30 1986-04-15 International Business Machines Corporation Diffusion isolation layer for maskless cladding process
DE3517965A1 (de) * 1985-05-18 1986-11-20 Robert Bosch Gmbh, 7000 Stuttgart Verfahren zur herstellung einer elektrischen schaltung in hybridtechnik
US4663186A (en) * 1986-04-24 1987-05-05 International Business Machines Corporation Screenable paste for use as a barrier layer on a substrate during maskless cladding
US4829020A (en) * 1987-10-23 1989-05-09 The United States Of America As Represented By The United States Department Of Energy Substrate solder barriers for semiconductor epilayer growth
NL9000545A (nl) * 1990-03-09 1991-10-01 Philips Nv Werkwijze voor het vervaardigen van geleidersporen.
DE4344061C1 (de) * 1993-12-23 1995-03-30 Mtu Muenchen Gmbh Bauteil mit Schutzanordnung gegen Alitieren oder Chromieren beim Gasdiffusionsbeschichten und Verfahren zu seiner Herstellung
US5787578A (en) * 1996-07-09 1998-08-04 International Business Machines Corporation Method of selectively depositing a metallic layer on a ceramic substrate
JP2000203885A (ja) * 1999-01-11 2000-07-25 Ulvac Japan Ltd 機能性薄膜、機能性基板、及び酸化チタン薄膜製造方法。
US20020197854A1 (en) * 2001-05-16 2002-12-26 Bard Allen J. Selective deposition of materials for the fabrication of interconnects and contacts on semiconductor devices
US6650016B1 (en) * 2002-10-01 2003-11-18 International Business Machines Corporation Selective C4 connection in IC packaging
TWI538011B (zh) 2010-09-24 2016-06-11 分子壓模公司 經由多階壓印處理之高對比對準標記
CN104736645B (zh) * 2012-09-13 2018-04-24 爱卡美国公司 生产小片材料的方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2788289A (en) * 1951-06-29 1957-04-09 Climax Molybdenum Co Method of forming protective coatings for molybdenum and molybdenum-base alloys
US3741735A (en) * 1964-01-08 1973-06-26 Atomic Energy Commission Coating molybdenum with pure gold
FR1554958A (da) * 1967-02-22 1969-01-24
US3518756A (en) * 1967-08-22 1970-07-07 Ibm Fabrication of multilevel ceramic,microelectronic structures
JPS5938268B2 (ja) * 1974-03-22 1984-09-14 カンザキセイシ カブシキガイシヤ 新規フタリド化合物の製造法
JPS5159274A (en) * 1974-11-20 1976-05-24 Tdk Electronics Co Ltd Hakumakusoshino seizohoho
US3957552A (en) * 1975-03-05 1976-05-18 International Business Machines Corporation Method for making multilayer devices using only a single critical masking step
JPS5248992A (en) * 1975-10-17 1977-04-19 Nec Corp Method for manufacturing high frequency elastic surface wave electrode like grating
US4293587A (en) * 1978-11-09 1981-10-06 Zilog, Inc. Low resistance backside preparation for semiconductor integrated circuit chips
US4206254A (en) * 1979-02-28 1980-06-03 International Business Machines Corporation Method of selectively depositing metal on a ceramic substrate with a metallurgy pattern
US4273859A (en) * 1979-12-31 1981-06-16 Honeywell Information Systems Inc. Method of forming solder bump terminals on semiconductor elements
US4493856A (en) * 1982-03-18 1985-01-15 International Business Machines Corporation Selective coating of metallurgical features of a dielectric substrate with diverse metals
US4442137A (en) * 1982-03-18 1984-04-10 International Business Machines Corporation Maskless coating of metallurgical features of a dielectric substrate
US4526859A (en) * 1983-12-12 1985-07-02 International Business Machines Corporation Metallization of a ceramic substrate
US4582722A (en) * 1984-10-30 1986-04-15 International Business Machines Corporation Diffusion isolation layer for maskless cladding process

Also Published As

Publication number Publication date
DE3576098D1 (de) 1990-03-29
AU4791285A (en) 1986-05-08
CN85107549A (zh) 1986-08-13
JPS61107750A (ja) 1986-05-26
DK495885A (da) 1986-05-01
AU569805B2 (en) 1988-02-18
KR900000438B1 (ko) 1990-01-30
JPH0738420B2 (ja) 1995-04-26
CA1267990A (en) 1990-04-17
EP0180091B1 (en) 1990-02-21
US4582722A (en) 1986-04-15
KR860003650A (ko) 1986-05-28
CN85107549B (zh) 1988-05-25
BR8504923A (pt) 1986-07-22
EP0180091A2 (en) 1986-05-07
EP0180091A3 (en) 1987-01-14

Similar Documents

Publication Publication Date Title
FI841899A0 (fi) Bestrykningsanordning.
ES547591A0 (es) Un metodo de revestir un substrato con capas multiples de polimero.
DE3572085D1 (en) Method of selectively forming an insulation layer
KR890011519A (ko) 표면이 평평한 절연층의 형성방법
DK462685D0 (da) Diffusionsovertrukket polydepotpraeparat
DK462585D0 (da) Diffusionsovertrukket polydepotpraeparat
AT399421B (de) Verfahren zur ausbildung einer dünnen halbleiterschicht
IT8349330A0 (it) Metodo per fabbricare un sostrato composito di semiconduttore su isolante, con profilo controllato perdensita' di difetti
IT1184597B (it) Rivestimento microlaminato
ES545652A0 (es) Un metodo y un aparato para revestir un substrato de vidrio.
IT1214728B (it) Metodo per applicare un rivestimento ad un sostrato
ES508634A0 (es) Mejoras introducidas en el metodo de preparacion de un sustrato metalico recubierto.
DK495885D0 (da) Diffusionsisolationslag til en maskeloes belaegningsproces
DK583985D0 (da) Isoleringsmateriale til kabler
FI854288A (fi) Bestrykningsanordning.
ES550422A0 (es) Metodo para fabricar un sustrato revestido.
ES541986A0 (es) Un metodo de revestir un sustrato
AT399743B (de) Vorgefertigte isolierung
IT1187677B (it) Procedimento per rivestire un substrato con un composto metallico
DK162707C (da) Fremgangsmaade til overfladebelaegning
DK299587D0 (da) Fremgangsmaade til fremstilling af netilmicin
DE3676582D1 (de) Verfahren zum aufbringen einer isolierschicht.
IT8419560A0 (it) Procedimento per rivestire substrati filiformi.
HUT47463A (en) Detonating device for producing surface layer coating
DK245986D0 (da) Coating process

Legal Events

Date Code Title Description
AHB Application shelved due to non-payment