DK0704786T3 - Circuit for noise filtering of an impulse frame signal - Google Patents

Circuit for noise filtering of an impulse frame signal

Info

Publication number
DK0704786T3
DK0704786T3 DK95113632T DK95113632T DK0704786T3 DK 0704786 T3 DK0704786 T3 DK 0704786T3 DK 95113632 T DK95113632 T DK 95113632T DK 95113632 T DK95113632 T DK 95113632T DK 0704786 T3 DK0704786 T3 DK 0704786T3
Authority
DK
Denmark
Prior art keywords
signal
frame signal
providing
counter
output
Prior art date
Application number
DK95113632T
Other languages
Danish (da)
Inventor
Gerhard Ing Grad Prey
Stefan Dipl-Ing Leitol
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Application granted granted Critical
Publication of DK0704786T3 publication Critical patent/DK0704786T3/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0602—Systems characterised by the synchronising information used
    • H04J3/0605—Special codes used as synchronising signal
    • H04J3/0608—Detectors therefor, e.g. correlators, state machines
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/125—Discriminating pulses
    • H03K5/1252—Suppression or limitation of noise or interference

Landscapes

  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Noise Elimination (AREA)
  • Picture Signal Circuits (AREA)
  • Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
  • Catching Or Destruction (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Measurement Of Resistance Or Impedance (AREA)
  • Details Of Television Scanning (AREA)

Abstract

The circuit uses a counter (Ct) indexed by the trailing flank of each clock pulse (CLK) and providing an output signal upon reaching a given count, corresponding to a given number of clock pulses. The input pulse frame signal (FSi) is fed to a delay element (VZ), providing a counter resetting signal at the end of the pulse frame signal after a delay time corresponding to the noise interval. The leading flanks of the clock signal control a bistable flip-flop (BK), receiving the output from the counter as an input signal and providing the noise-free pulse frame signal (FSo) at its output.
DK95113632T 1994-09-23 1995-08-30 Circuit for noise filtering of an impulse frame signal DK0704786T3 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE4434085A DE4434085A1 (en) 1994-09-23 1994-09-23 Circuit arrangement for interference suppression of a pulse frame signal

Publications (1)

Publication Number Publication Date
DK0704786T3 true DK0704786T3 (en) 1998-07-27

Family

ID=6529053

Family Applications (1)

Application Number Title Priority Date Filing Date
DK95113632T DK0704786T3 (en) 1994-09-23 1995-08-30 Circuit for noise filtering of an impulse frame signal

Country Status (6)

Country Link
EP (1) EP0704786B1 (en)
AT (1) ATE160230T1 (en)
DE (2) DE4434085A1 (en)
DK (1) DK0704786T3 (en)
ES (1) ES2109763T3 (en)
GR (1) GR3025435T3 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1320467C (en) * 2003-09-04 2007-06-06 纬创资通股份有限公司 Noise resisting clock signal circuit

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2938228C2 (en) * 1979-09-21 1982-02-25 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Method and circuit for synchronization
EP0309849A1 (en) * 1987-09-28 1989-04-05 Siemens Aktiengesellschaft Arrangement for the correction of the pulse length of a digital signal
US5259006A (en) * 1990-04-18 1993-11-02 Quickturn Systems, Incorporated Method for substantially eliminating hold time violations in implementing high speed logic circuits or the like
US5347227A (en) * 1992-12-10 1994-09-13 At&T Bell Laboratories Clock phase adjustment between duplicated clock circuits

Also Published As

Publication number Publication date
ES2109763T3 (en) 1998-01-16
DE59500978D1 (en) 1997-12-18
DE4434085A1 (en) 1996-03-28
EP0704786B1 (en) 1997-11-12
EP0704786A1 (en) 1996-04-03
GR3025435T3 (en) 1998-02-27
ATE160230T1 (en) 1997-11-15

Similar Documents

Publication Publication Date Title
US5955906A (en) Non-overlapping two-phase signal generator
DK0704786T3 (en) Circuit for noise filtering of an impulse frame signal
EP0048638A3 (en) Maximum frequency limiter
US4558457A (en) Counter circuit having improved output response
US4656460A (en) D/A converter
JPS62176320A (en) Input circuit for semiconductor integrated circuit
SU1372618A1 (en) Pulse duration to digital code converter
JP2956309B2 (en) Signal receiving circuit
KR0167202B1 (en) Device of noise deletion in plc interrupt module
US4164712A (en) Continuous counting system
SU1224988A1 (en) Device for delaying pulse signals
JPH052016B2 (en)
KR100188133B1 (en) Noise coupling circuit using synchronous counter
KR100236083B1 (en) Pulse generator
US5572149A (en) Clock regeneration circuit
SU1626352A1 (en) Single-shot pulse former
SU1684918A1 (en) Simulator of interferences
RU2029361C1 (en) Multichannel digital filter
SU1050120A1 (en) T flip-flop
KR100192012B1 (en) Noise removing apparatus
KR0118634Y1 (en) Frequency multiflier
SU1218503A1 (en) Device for majority sampling of asynchronous signals
SU1394416A1 (en) Pulse driver
SU1755366A1 (en) Pulse sequence generator
SU1465950A1 (en) Device for paraphase time-related referencing of signals