DE7428330U - Vorrichtung zur aetzung von halbleiteraktivteilen - Google Patents

Vorrichtung zur aetzung von halbleiteraktivteilen

Info

Publication number
DE7428330U
DE7428330U DE19747428330U DE7428330U DE7428330U DE 7428330 U DE7428330 U DE 7428330U DE 19747428330 U DE19747428330 U DE 19747428330U DE 7428330 U DE7428330 U DE 7428330U DE 7428330 U DE7428330 U DE 7428330U
Authority
DE
Germany
Prior art keywords
pressure
spacers
active parts
clamping frame
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE19747428330U
Other languages
German (de)
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BBC Brown Boveri AG Switzerland
Original Assignee
BBC Brown Boveri AG Switzerland
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BBC Brown Boveri AG Switzerland filed Critical BBC Brown Boveri AG Switzerland
Publication of DE7428330U publication Critical patent/DE7428330U/de
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/10—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof using carriers specially adapted therefor, e.g. front opening unified pods [FOUP]
    • H10P72/12—Vertical boat type carrier whereby the substrates are horizontally supported, e.g. comprising rod-shaped elements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/104—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices having particular shapes of the bodies at or near reverse-biased junctions, e.g. having bevels or moats
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/69—Etching of wafers, substrates or parts of devices using masks for semiconductor materials
    • H10P50/691—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/69—Etching of wafers, substrates or parts of devices using masks for semiconductor materials
    • H10P50/691—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials
    • H10P50/692—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials characterised by their composition, e.g. multilayer masks or materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/10—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof using carriers specially adapted therefor, e.g. front opening unified pods [FOUP]
    • H10P72/12—Vertical boat type carrier whereby the substrates are horizontally supported, e.g. comprising rod-shaped elements
    • H10P72/123—Vertical boat type carrier whereby the substrates are horizontally supported, e.g. comprising rod-shaped elements characterised by a material, a roughness, a coating or the like

Landscapes

  • Weting (AREA)
  • Detergent Compositions (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
DE19747428330U 1974-07-02 1974-08-21 Vorrichtung zur aetzung von halbleiteraktivteilen Expired DE7428330U (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CH903374A CH573663A5 (https=) 1974-07-02 1974-07-02

Publications (1)

Publication Number Publication Date
DE7428330U true DE7428330U (de) 1976-05-06

Family

ID=4347579

Family Applications (2)

Application Number Title Priority Date Filing Date
DE19747428330U Expired DE7428330U (de) 1974-07-02 1974-08-21 Vorrichtung zur aetzung von halbleiteraktivteilen
DE2440080A Withdrawn DE2440080A1 (de) 1974-07-02 1974-08-21 Verfahren zur aetzung von halbleiteraktivteilen und vorrichtung zur ausfuehrung des verfahrens

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE2440080A Withdrawn DE2440080A1 (de) 1974-07-02 1974-08-21 Verfahren zur aetzung von halbleiteraktivteilen und vorrichtung zur ausfuehrung des verfahrens

Country Status (2)

Country Link
CH (1) CH573663A5 (https=)
DE (2) DE7428330U (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4595480A (en) * 1985-09-26 1986-06-17 National Semiconductor Corporation System for electroplating molded semiconductor devices
DE3743044A1 (de) * 1987-12-18 1989-06-29 Semikron Elektronik Gmbh Verfahren zum herstellen von halbleiterbauelementen
DE102023112827A1 (de) * 2023-05-16 2024-11-21 Singulus Technologies Aktiengesellschaft Carrier für die Kantenpassivierung

Also Published As

Publication number Publication date
CH573663A5 (https=) 1976-03-15
DE2440080A1 (de) 1976-01-22

Similar Documents

Publication Publication Date Title
DE2259829B2 (de) Verfahren zur anodischen Bildung einer Oxidschicht auf mindestens 5% Gallium enthaltenden Verbindungshalbleitern, insbesondere GaP.GaAs, AIGaP, InGaP und InGaAs in einem wässrigen Elektrolyten
DE2736000A1 (de) Verfahren und vorrichtung zur chemischen behandlung einer einzelnen seite eines werkstueckes
DE1421973A1 (de) Elektrolytisches AEtzverfahren fuer Halbleitermaterial
DE1231812B (de) Verfahren zur Herstellung von elektrischen Halbleiterbauelementen nach der Mesa-Diffusionstechnik
DE7428330U (de) Vorrichtung zur aetzung von halbleiteraktivteilen
DE2139017A1 (de) Verfahren und Vorrichtung zum chemischen Atzen von Oberflachen
DE919303C (de) Kristallgleichrichter
DE1225766B (de) Verfahren zum Herstellen von diffundierten UEbergaengen in Halbleiterkoerpern
DE1071846B (https=)
DE2707372A1 (de) Verfahren zum aetzen von silicium unter anlegung einer elektrischen spannung
DE1194064B (de) Verfahren zum elektrolytischen AEtzen der Ober-flaeche eines mit Legierungselektroden aus einer Bleilegierung versehenen npn-Transistors mit einem Halbleiterkoerper aus Germanium
DE132935T1 (de) Elektroerosives bearbeiten unter verwendung von kohlenwasserstoff- und wasserfluessigkeiten.
AT234152B (de) Verfahren zur Herstellung einer Halbleitervorrichtung
DE2455363A1 (de) Verfahren zur herstellung duenner schichten aus halbleitermaterial
DE1015541B (de) Verfahren zum AEtzen elektrisch unsymmetrisch leitender Halbleiteranordnungen
DE1225017B (de) Vorrichtung zur Behandlung der Oberflaeche von Halbleiteranordnungen mit pn-UEbergang
DE2730953C3 (de) Verfahren zum Herstellen von Halbleiterscheibchen
DE2250366A1 (de) Elektrolytisches loetgeraet
DE1696084C (de) Verfahren zur Herstellung von Halbleitervorrichtungen mit Hilfe selektiver elektrolytischer Ätzung
DE102004063066A1 (de) Vorrichtung und Verfahren zur Waferplanierung
DE80089C (https=)
DE1771703B2 (de) Verfahren und vorrichtung zum anodischen oxydieren kleiner flaechen aus ventilmetall auf duennschicht-schaltkreisen
DE976979C (de) Verfahren zur Herstellung eines breiten ueberragenden Lackrandes an lackierten metallischen Traegerfolien fuer elektrische Kondensatoren
AT237751B (de) Verfahren zur Herstellung eines Halbleiterbauelementes
DE1287404B (de) Verfahren zum Vorbereiten von Siliziumkoerpern fuer das Dotieren durch AEtzen