DE69941456D1 - Herstellungsverfahren eines SOI Wafers - Google Patents

Herstellungsverfahren eines SOI Wafers

Info

Publication number
DE69941456D1
DE69941456D1 DE69941456T DE69941456T DE69941456D1 DE 69941456 D1 DE69941456 D1 DE 69941456D1 DE 69941456 T DE69941456 T DE 69941456T DE 69941456 T DE69941456 T DE 69941456T DE 69941456 D1 DE69941456 D1 DE 69941456D1
Authority
DE
Germany
Prior art keywords
production process
soi wafer
soi
wafer
production
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69941456T
Other languages
English (en)
Inventor
Arrigo Giuseppe D
Corrado Spinella
Salvatore Coffa
Giuseppe Arena
Marco Camalleri
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Original Assignee
STMicroelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SRL filed Critical STMicroelectronics SRL
Application granted granted Critical
Publication of DE69941456D1 publication Critical patent/DE69941456D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02258—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by anodic treatment, e.g. anodic oxidation
    • C—CHEMISTRY; METALLURGY
    • C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25F—PROCESSES FOR THE ELECTROLYTIC REMOVAL OF MATERIALS FROM OBJECTS; APPARATUS THEREFOR
    • C25F3/00—Electrolytic etching or polishing
    • C25F3/02—Etching
    • C25F3/12—Etching of semiconducting materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3063—Electrolytic etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
    • H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/3165—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation
    • H01L21/31654—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself
    • H01L21/31658—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself by thermal oxidation, e.g. of SiGe
    • H01L21/31662—Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself by thermal oxidation, e.g. of SiGe of silicon in uncombined form
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/32105—Oxidation of silicon-containing layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76286—Lateral isolation by refilling of trenches with polycristalline material

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Electrochemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Element Separation (AREA)
  • Weting (AREA)
DE69941456T 1999-12-31 1999-12-31 Herstellungsverfahren eines SOI Wafers Expired - Fee Related DE69941456D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP99830826A EP1113492B9 (de) 1999-12-31 1999-12-31 Herstellungsverfahren eines SOI Wafers

Publications (1)

Publication Number Publication Date
DE69941456D1 true DE69941456D1 (de) 2009-11-05

Family

ID=8243745

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69941456T Expired - Fee Related DE69941456D1 (de) 1999-12-31 1999-12-31 Herstellungsverfahren eines SOI Wafers

Country Status (3)

Country Link
US (1) US6506658B2 (de)
EP (1) EP1113492B9 (de)
DE (1) DE69941456D1 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7294536B2 (en) * 2000-07-25 2007-11-13 Stmicroelectronics S.R.L. Process for manufacturing an SOI wafer by annealing and oxidation of buried channels
EP1294018A1 (de) * 2001-09-17 2003-03-19 Infineon Technologies AG Silizium-auf-Isolator-Substrat und Herstellungsverfahren
US6737355B2 (en) 2001-12-06 2004-05-18 Applied Materials, Inc. Thick thermal oxide layers and isolation regions in a silicon-containing substrate for high voltage applications
EP1326272A1 (de) * 2001-12-28 2003-07-09 STMicroelectronics S.r.l. Verfahren zur Herstellung von SOI-Strukturen
EP1427010B1 (de) 2002-11-29 2012-01-11 STMicroelectronics Srl Verfahren zur Herstellung eines Halbleitersubstrates mit mindestens einem vergrabenen Hohlraum
DE10259176A1 (de) * 2002-12-18 2004-02-05 Robert Bosch Gmbh Strukturkörper mit einem porösen Bereich und Verfahren zu dessen Herstellung
KR100510772B1 (ko) * 2003-02-04 2005-08-30 동부아남반도체 주식회사 반도체용 실리콘 온 인슐레이터 기판의 형성 방법
US7566482B2 (en) * 2003-09-30 2009-07-28 International Business Machines Corporation SOI by oxidation of porous silicon
DE102004043357B4 (de) * 2004-09-08 2015-10-22 Robert Bosch Gmbh Verfahren zur Herstellung eines mikromechanischen Sensorelements
US8524548B2 (en) * 2011-04-26 2013-09-03 National Semiconductor Corporation DMOS Transistor with a cavity that lies below the drift region
US9899274B2 (en) 2015-03-16 2018-02-20 International Business Machines Corporation Low-cost SOI FinFET technology
CN105575879A (zh) * 2015-12-17 2016-05-11 上海集成电路研发中心有限公司 一种全隔离有源区结构的形成方法
CN105609544B (zh) 2015-12-22 2019-05-03 杭州士兰微电子股份有限公司 绝缘隔离半导体器件及其制造方法
IT201800000928A1 (it) * 2018-01-15 2019-07-15 St Microelectronics Srl Dispositivo elettronico a semiconduttore con porta a trincea e relativo metodo di fabbricazione
CN110911351A (zh) * 2019-11-25 2020-03-24 上海交通大学 一种硅片表面制备硅氧化物的方法
CN110911269A (zh) * 2019-12-02 2020-03-24 上海交通大学 一种表面具有硅氧化物薄膜的硅片及制备方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2564241B1 (fr) * 1984-05-09 1987-03-27 Bois Daniel Procede de fabrication de circuits integres du type silicium sur isolant
EP0226091A3 (de) * 1985-12-17 1989-09-13 Texas Instruments Incorporated Isolationsstruktur für Halbleiter mit Gruben und Oxidation einer vergrabenen Schicht aus anodisiertem Silizium
EP0612438A1 (de) * 1991-11-15 1994-08-31 Analog Devices, Inc. Verfahren zur herstellung von isolator-gefüllten tiefengräben in halbleitersubstraten
JPH0864674A (ja) * 1994-08-04 1996-03-08 Lg Semicon Co Ltd 半導体素子の絶縁方法
US6140196A (en) * 1998-12-02 2000-10-31 United Microelectronics Corp. Method of fabricating high power bipolar junction transistor

Also Published As

Publication number Publication date
EP1113492A1 (de) 2001-07-04
US20010023094A1 (en) 2001-09-20
US6506658B2 (en) 2003-01-14
EP1113492B1 (de) 2009-09-23
EP1113492B9 (de) 2010-02-03

Similar Documents

Publication Publication Date Title
DE69941456D1 (de) Herstellungsverfahren eines SOI Wafers
EP1087041A4 (de) Herstellungsverfahren für siliziumwafer und siliziumwafer
EP1189266A4 (de) Methode zur herstellung einer siliziumhalbleiterscheibe und einer soi-scheibe soiwe soi-scheibe
EP1170405A4 (de) Siliziumeinkristallwafer, verfahren zu dessen herstellung und soi wafer
AU2001281243A1 (en) Device and method for optical inspection of semiconductor wafer
SG106591A1 (en) Semiconductor wafer dividing method
GB2346260B (en) Method of integrating substrate contact on SOI wafers with STI process
NO991916L (no) FremgangsmÕte ved fremstillingen av organiske halvledende innretninger i tynnfilm
GB2334374B (en) Process for wet etching of semiconductor wafers
DE50100024D1 (de) Verfahren zur Herstellung einer epitaxierten Halbleiterscheibe
DE50100177D1 (de) Verfahren zur Oberflächenpolitur von Siliciumscheiben
DE60238871D1 (de) Waferpositionierungsverfahren
EP1335421A4 (de) Herstellungsverfahren für einen siliziumwafer und siliziumwafer
EP1643545A4 (de) Verfahren zum verarbeiten eines silicium-wafers
SG85171A1 (en) Method of manufacturing semiconductor device
WO2002003432A3 (en) PROCESS FOR ETCHING SILICON WAFERS
DE60032324D1 (de) Wafer-Behandlungsvorrichtung
EP1170404A4 (de) Siliziumwafer und dessen herstellung und beurteilungsverfahren für siliziumwafer
AU4458001A (en) Method of surface treatment of semiconductor
HK1045402A1 (zh) 半導體晶圓邊緣的刻蝕方法
EP1152458A4 (de) Silizium epitaxiescheibe und ihre herstellung
EP1693887A4 (de) Verarbeitungsverfahren für einen siliciumwafer
DE60043967D1 (de) Epitaktischer siliziumwafer und herstellungsverfahren und substrat für epitaktischen siliziumwafer
EP1152074A4 (de) Siliziumeinkristallwafer und herstellungsverfahren dafür
EP1187188A4 (de) Waferverarbeitungsverfahren

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee