DE69810132D1 - Multiport drams mit internen cache-speichern - Google Patents

Multiport drams mit internen cache-speichern

Info

Publication number
DE69810132D1
DE69810132D1 DE69810132T DE69810132T DE69810132D1 DE 69810132 D1 DE69810132 D1 DE 69810132D1 DE 69810132 T DE69810132 T DE 69810132T DE 69810132 T DE69810132 T DE 69810132T DE 69810132 D1 DE69810132 D1 DE 69810132D1
Authority
DE
Germany
Prior art keywords
internal cache
multiport
drams
multiport drams
cache
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69810132T
Other languages
English (en)
Other versions
DE69810132T2 (de
Inventor
Richard Conlin
Tim Wright
Peter Marconi
Mukesh Chatter
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nexabit Networks Inc
Original Assignee
Nexabit Networks Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nexabit Networks Inc filed Critical Nexabit Networks Inc
Publication of DE69810132D1 publication Critical patent/DE69810132D1/de
Application granted granted Critical
Publication of DE69810132T2 publication Critical patent/DE69810132T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Information Transfer Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
DE69810132T 1997-07-28 1998-07-23 Multiport drams mit internen cache-speichern Expired - Lifetime DE69810132T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/901,502 US6212597B1 (en) 1997-07-28 1997-07-28 Apparatus for and method of architecturally enhancing the performance of a multi-port internally cached (AMPIC) DRAM array and like
PCT/IB1998/001121 WO1999005604A1 (en) 1997-07-28 1998-07-23 Multi-port internally cached drams

Publications (2)

Publication Number Publication Date
DE69810132D1 true DE69810132D1 (de) 2003-01-23
DE69810132T2 DE69810132T2 (de) 2003-11-06

Family

ID=25414315

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69810132T Expired - Lifetime DE69810132T2 (de) 1997-07-28 1998-07-23 Multiport drams mit internen cache-speichern

Country Status (10)

Country Link
US (1) US6212597B1 (de)
EP (1) EP1015989B1 (de)
JP (1) JP4046943B2 (de)
CN (1) CN1159655C (de)
AU (1) AU748133B2 (de)
CA (1) CA2297836C (de)
DE (1) DE69810132T2 (de)
HK (1) HK1030281A1 (de)
IL (1) IL134222A (de)
WO (1) WO1999005604A1 (de)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7251249B2 (en) * 2000-01-26 2007-07-31 Tundra Semiconductor Corporation Integrated high speed switch router using a multiport architecture
US7016349B1 (en) * 2000-09-29 2006-03-21 Cypress Semiconductor Corp. Logic for generating multicast/unicast address (es)
US6604176B1 (en) * 2000-12-21 2003-08-05 Emc Corporation Data storage system having plural fault domains
US6574130B2 (en) 2001-07-25 2003-06-03 Nantero, Inc. Hybrid circuit having nanotube electromechanical memory
US6919592B2 (en) * 2001-07-25 2005-07-19 Nantero, Inc. Electromechanical memory array using nanotube ribbons and method for making same
US6706402B2 (en) * 2001-07-25 2004-03-16 Nantero, Inc. Nanotube films and articles
US7566478B2 (en) * 2001-07-25 2009-07-28 Nantero, Inc. Methods of making carbon nanotube films, layers, fabrics, ribbons, elements and articles
US6835591B2 (en) * 2001-07-25 2004-12-28 Nantero, Inc. Methods of nanotube films and articles
US6643165B2 (en) 2001-07-25 2003-11-04 Nantero, Inc. Electromechanical memory having cell selection circuitry constructed with nanotube technology
US6567329B2 (en) 2001-08-28 2003-05-20 Intel Corporation Multiple word-line accessing and accessor
US6784028B2 (en) 2001-12-28 2004-08-31 Nantero, Inc. Methods of making electromechanical three-trace junction devices
US7176505B2 (en) * 2001-12-28 2007-02-13 Nantero, Inc. Electromechanical three-trace junction devices
US7335395B2 (en) * 2002-04-23 2008-02-26 Nantero, Inc. Methods of using pre-formed nanotubes to make carbon nanotube films, layers, fabrics, ribbons, elements and articles
US7738496B1 (en) 2002-12-31 2010-06-15 Cypress Semiconductor Corporation Device that provides the functionality of dual-ported memory using single-ported memory for multiple clock domains
CN100390755C (zh) * 2003-10-14 2008-05-28 中国科学院计算技术研究所 含有显式高速缓冲存储器的计算机微体系结构
US7934057B1 (en) 2003-12-24 2011-04-26 Cypress Semiconductor Corporation Logic for implementing a dual clock domain read access with predictable timing for bi-directional inputs/outputs
JP2005327062A (ja) * 2004-05-14 2005-11-24 Oki Electric Ind Co Ltd 入出力端子装置の制御方法及び入出力端子装置
JP4565981B2 (ja) * 2004-11-29 2010-10-20 ソニー・エリクソン・モバイルコミュニケーションズ株式会社 不揮発性メモリのデータ保存方法、コンピュータプログラムおよび携帯端末
TWI463321B (zh) 2007-01-10 2014-12-01 Mobile Semiconductor Corp 用於改善外部計算裝置效能的調適性記憶體系統
US8145809B1 (en) 2007-03-09 2012-03-27 Cypress Semiconductor Corporation Busy detection logic for asynchronous communication port
JP5599969B2 (ja) 2008-03-19 2014-10-01 ピーエスフォー ルクスコ エスエイアールエル マルチポートメモリ、および該マルチポートメモリを備えるコンピュータシステム
JP5449686B2 (ja) * 2008-03-21 2014-03-19 ピーエスフォー ルクスコ エスエイアールエル マルチポートメモリ及びそのマルチポートメモリを用いたシステム
US9514069B1 (en) 2012-05-24 2016-12-06 Schwegman, Lundberg & Woessner, P.A. Enhanced computer processor and memory management architecture
US9773531B2 (en) 2012-06-08 2017-09-26 Hewlett Packard Enterprise Development Lp Accessing memory
MA41915A (fr) * 2015-04-07 2018-02-13 Benjamin Gittins Unités de requête de transfert de mémoire programmable
US12072807B2 (en) 2018-06-05 2024-08-27 Rambus Inc. Storage and access of data and tags in a multi-way set associative cache
CN109857342B (zh) * 2019-01-16 2021-07-13 盛科网络（苏州）有限公司 一种数据读写方法及装置、交换芯片及存储介质
US11842762B2 (en) 2019-03-18 2023-12-12 Rambus Inc. System application of DRAM component with cache mode

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6339763U (de) * 1986-08-30 1988-03-15
JPH0834481B2 (ja) * 1989-07-03 1996-03-29 日本電気株式会社 パケット交換機
JPH0554655A (ja) * 1991-08-22 1993-03-05 Nec Corp 半導体メモリ装置
JP2947664B2 (ja) * 1992-03-30 1999-09-13 株式会社東芝 画像専用半導体記憶装置
US5581773A (en) * 1992-05-12 1996-12-03 Glover; Michael A. Massively parallel SIMD processor which selectively transfers individual contiguously disposed serial memory elements
JP3104429B2 (ja) * 1992-10-08 2000-10-30 株式会社日立製作所 コピー機能を有する共通バッファ形ａｔｍスイッチ及びそのコピー方法
US5442747A (en) * 1993-09-27 1995-08-15 Auravision Corporation Flexible multiport multiformat burst buffer
AU3412295A (en) * 1994-09-01 1996-03-22 Gary L. Mcalpine A multi-port memory system including read and write buffer interfaces
JPH08241186A (ja) * 1995-03-07 1996-09-17 Fujitsu Ltd バッファメモリ管理ユニット及びバッファメモリ管理方法
WO1997011419A2 (en) * 1995-09-08 1997-03-27 Shablamm Computer, Inc. Synchronous multi-port random access memory
US5875470A (en) * 1995-09-28 1999-02-23 International Business Machines Corporation Multi-port multiple-simultaneous-access DRAM chip
US5799209A (en) * 1995-12-29 1998-08-25 Chatter; Mukesh Multi-port internally cached DRAM system utilizing independent serial interfaces and buffers arbitratively connected under a dynamic configuration

Also Published As

Publication number Publication date
JP2001511559A (ja) 2001-08-14
IL134222A (en) 2004-07-25
CN1159655C (zh) 2004-07-28
CA2297836C (en) 2006-04-11
JP4046943B2 (ja) 2008-02-13
AU8236798A (en) 1999-02-16
CN1266517A (zh) 2000-09-13
IL134222A0 (en) 2001-04-30
DE69810132T2 (de) 2003-11-06
EP1015989A1 (de) 2000-07-05
EP1015989B1 (de) 2002-12-11
CA2297836A1 (en) 1999-02-04
HK1030281A1 (en) 2001-04-27
US6212597B1 (en) 2001-04-03
WO1999005604A1 (en) 1999-02-04
AU748133B2 (en) 2002-05-30

Similar Documents

Publication Publication Date Title
DE69810132D1 (de) Multiport drams mit internen cache-speichern
DE19882363T1 (de) Umgehungscache mit mehreren Ports
DE69520512D1 (de) Halbleiterspeicher mit eingebautem Cachespeicher
DE69530776D1 (de) Zweiwege set-assoziativer cache-speicher
DE69616465D1 (de) Cachespeicher mit Datenvorausladung
DE69324508D1 (de) DRAM mit integrierten Registern
DE69637892D1 (de) Anordnung mit Alpha-Hexathienyl
DE69820231D1 (de) In längsrichtung angeordnete doppelkammerzugangsöffnung
PT946511E (pt) Novos compostos com efeito analgesico
PT946510E (pt) Novos compostos com efeito analgesico
DE69425657D1 (de) Brennstoffsparvorrichtung
PT799819E (pt) Compostos de 1-dimetilaminometil-2-fenilcicloalc-2-eno com efeito analgesico
DE69817955D1 (de) Assoziativspeicher
DE69615421D1 (de) Registerspeicher mit Umleitungsmöglichkeit
DE69715491D1 (de) Cache-Struktur mit mehreren Modi
BR9707770A (pt) Tifluzamida com eficácia aperfeiçoada
DE69808700D1 (de) Cachespeichervorrichtung
DE69533857D1 (de) Sram-cache-speicherverbindunganordnung
DE69621809D1 (de) Mit metallocen stabilisiertes alumoxan
DE69723804D1 (de) Prozessor mit befehlscachespeicher
KR960004927U (ko) 내부 압력을 가한 구상선수
NO942240D0 (no) Stempel med innvendig stempel
KR970031840U (ko) 보관함이 내설된 헤드레스트
KR970043417U (ko) 제어 방식을 확장한 밸브 구조
BR7402003U (pt) Revolver com cadeado

Legal Events

Date Code Title Description
8364 No opposition during term of opposition