DE69621270T2 - Cache-Speichersteuervorrichtung und Methode - Google Patents

Cache-Speichersteuervorrichtung und Methode

Info

Publication number
DE69621270T2
DE69621270T2 DE69621270T DE69621270T DE69621270T2 DE 69621270 T2 DE69621270 T2 DE 69621270T2 DE 69621270 T DE69621270 T DE 69621270T DE 69621270 T DE69621270 T DE 69621270T DE 69621270 T2 DE69621270 T2 DE 69621270T2
Authority
DE
Germany
Prior art keywords
memory
data
cache
store
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69621270T
Other languages
English (en)
Other versions
DE69621270D1 (de
Inventor
Misako Takahashi
Yoshihiro Asaka
Shigeru Kishiro
Akira Yamamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of DE69621270D1 publication Critical patent/DE69621270D1/de
Application granted granted Critical
Publication of DE69621270T2 publication Critical patent/DE69621270T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1045—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] associated with a data cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0804—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with main memory updating
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
DE69621270T 1995-02-20 1996-02-16 Cache-Speichersteuervorrichtung und Methode Expired - Lifetime DE69621270T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP03043595A JP3239669B2 (ja) 1995-02-20 1995-02-20 記憶制御装置及びその制御方法

Publications (2)

Publication Number Publication Date
DE69621270D1 DE69621270D1 (de) 2002-06-27
DE69621270T2 true DE69621270T2 (de) 2003-06-26

Family

ID=12303872

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69621270T Expired - Lifetime DE69621270T2 (de) 1995-02-20 1996-02-16 Cache-Speichersteuervorrichtung und Methode

Country Status (4)

Country Link
US (4) US5987569A (de)
EP (2) EP1193600A3 (de)
JP (1) JP3239669B2 (de)
DE (1) DE69621270T2 (de)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3239669B2 (ja) 1995-02-20 2001-12-17 株式会社日立製作所 記憶制御装置及びその制御方法
JP3657428B2 (ja) * 1998-04-27 2005-06-08 株式会社日立製作所 記憶制御装置
US6321238B1 (en) * 1998-12-28 2001-11-20 Oracle Corporation Hybrid shared nothing/shared disk database system
US6591335B1 (en) * 2000-09-29 2003-07-08 Emc Corporation Fault tolerant dual cache system
US6961804B2 (en) * 2001-07-20 2005-11-01 International Business Machines Corporation Flexible techniques for associating cache memories with processors and main memory
US7254617B2 (en) * 2002-12-06 2007-08-07 Scott Ruple Distributed cache between servers of a network
US7827353B2 (en) * 2003-07-15 2010-11-02 International Business Machines Corporation Self healing memory
US7299334B2 (en) * 2003-07-15 2007-11-20 Xiv Ltd. Storage system configurations
US20050015546A1 (en) * 2003-07-15 2005-01-20 Ofir Zohar Data storage system
US7908413B2 (en) * 2003-07-15 2011-03-15 International Business Machines Corporation Data allocation in a distributed storage system
US7293156B2 (en) * 2003-07-15 2007-11-06 Xiv Ltd. Distributed independent cache memory
US20050102465A1 (en) * 2003-07-28 2005-05-12 Royer Robert J. Managing a cache with pinned data
US7139772B2 (en) 2003-08-01 2006-11-21 Oracle International Corporation Ownership reassignment in a shared-nothing database system
US7120651B2 (en) * 2003-08-01 2006-10-10 Oracle International Corporation Maintaining a shared cache that has partitions allocated among multiple nodes and a data-to-partition mapping
US8234517B2 (en) 2003-08-01 2012-07-31 Oracle International Corporation Parallel recovery by non-failed nodes
US7277897B2 (en) * 2003-08-01 2007-10-02 Oracle International Corporation Dynamic reassignment of data ownership
US7177983B2 (en) * 2003-08-12 2007-02-13 Intel Corporation Managing dirty evicts from a cache
US20050057079A1 (en) * 2003-09-17 2005-03-17 Tom Lee Multi-functional chair
JP4412981B2 (ja) 2003-11-26 2010-02-10 株式会社日立製作所 ストレージシステム及同システムにおけるデータキャッシング方法
JP4477906B2 (ja) * 2004-03-12 2010-06-09 株式会社日立製作所 ストレージシステム
JP4147198B2 (ja) * 2004-03-23 2008-09-10 株式会社日立製作所 ストレージシステム
JP4402997B2 (ja) * 2004-03-26 2010-01-20 株式会社日立製作所 ストレージ装置
JP4332126B2 (ja) * 2005-03-24 2009-09-16 富士通株式会社 キャッシング制御プログラム、キャッシング制御装置およびキャッシング制御方法
US7393167B2 (en) * 2005-05-17 2008-07-01 Be Aerospace, Inc. Load-limiting and energy-dissipating mount for vehicle seating
US7412610B2 (en) 2005-05-18 2008-08-12 Symbol Technologies, Inc. System and method for power delivery to computing terminals
US7814065B2 (en) 2005-08-16 2010-10-12 Oracle International Corporation Affinity-based recovery/failover in a cluster environment
US7516291B2 (en) * 2005-11-21 2009-04-07 Red Hat, Inc. Cooperative mechanism for efficient application memory allocation
JP4392049B2 (ja) * 2006-02-27 2009-12-24 富士通株式会社 キャッシュ制御装置およびキャッシュ制御プログラム
US7600073B2 (en) * 2006-09-26 2009-10-06 International Business Machines Corporation Cache disk storage upgrade
JP5026102B2 (ja) * 2007-02-07 2012-09-12 株式会社日立製作所 ストレージ制御装置及びデータ管理方法
JP4977554B2 (ja) * 2007-08-22 2012-07-18 株式会社日立製作所 キャッシュメモリ上のデータをバックアップする機能を備えたストレージシステム
JP5386111B2 (ja) * 2008-05-22 2014-01-15 株式会社日立ソリューションズ ファイルシステムの記録方法
US8499120B2 (en) * 2008-10-17 2013-07-30 Seagate Technology Llc User selectable caching management
US8943357B2 (en) 2008-10-27 2015-01-27 Kaminario Technologies Ltd. System and methods for RAID writing and asynchronous parity computation
JP5781925B2 (ja) 2009-04-23 2015-09-24 株式会社日立製作所 計算機システム及びその制御方法
US8751767B2 (en) 2009-04-23 2014-06-10 Hitachi, Ltd. Computer system and its control method
US8510334B2 (en) 2009-11-05 2013-08-13 Oracle International Corporation Lock manager on disk
WO2011070611A1 (en) * 2009-12-08 2011-06-16 Hitachi, Ltd. Storage system and storage control apparatus provided with cache memory group including volatile memory and nonvolatile memory
US8843779B1 (en) * 2012-09-12 2014-09-23 Western Digital Technologies, Inc. Disk drive backup protection using a signature with an enhanced file manager
US9639466B2 (en) * 2012-10-30 2017-05-02 Nvidia Corporation Control mechanism for fine-tuned cache to backing-store synchronization
US10037149B2 (en) * 2016-06-17 2018-07-31 Seagate Technology Llc Read cache management
CN106250492B (zh) * 2016-07-28 2019-11-19 五八同城信息技术有限公司 索引的处理方法及装置
US10146688B2 (en) * 2016-12-29 2018-12-04 Intel Corporation Safe write-back cache replicating only dirty data
KR102617801B1 (ko) * 2018-10-24 2023-12-27 에스케이하이닉스 주식회사 메모리 장치 및 그의 리드 동작 방법
US11119937B2 (en) 2019-07-31 2021-09-14 Seagate Technology Llc Multiplying data storage device read throughput

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS548937A (en) 1977-06-22 1979-01-23 Nec Corp Buffer memory unit
US4458310A (en) * 1981-10-02 1984-07-03 At&T Bell Laboratories Cache memory using a lowest priority replacement circuit
US4724518A (en) * 1983-07-29 1988-02-09 Hewlett-Packard Company Odd/even storage in cache memory
US4646237A (en) * 1983-12-05 1987-02-24 Ncr Corporation Data handling system for handling data transfers between a cache memory and a main memory
JPH0789341B2 (ja) 1988-03-10 1995-09-27 松下電器産業株式会社 データ処理装置
JP2834189B2 (ja) * 1989-07-05 1998-12-09 株式会社日立製作所 入出力制御方法
JPH04106616A (ja) 1990-08-28 1992-04-08 Fujitsu Ltd キャッシュ付き磁気ディスク制御装置
JP3308554B2 (ja) 1991-02-20 2002-07-29 株式会社日立製作所 制御装置及び制御装置の制御方法
JPH05189314A (ja) * 1992-01-08 1993-07-30 Hitachi Ltd ディスクキャッシュ制御方式
JPH0635802A (ja) 1992-07-21 1994-02-10 Hitachi Ltd 複数キャッシュ付きディスク制御装置
JP3422370B2 (ja) * 1992-12-14 2003-06-30 株式会社日立製作所 ディスクキャッシュ制御装置
US5640530A (en) * 1992-12-17 1997-06-17 International Business Machines Corporation Use of configuration registers to control access to multiple caches and nonvolatile stores
JP3239669B2 (ja) * 1995-02-20 2001-12-17 株式会社日立製作所 記憶制御装置及びその制御方法

Also Published As

Publication number Publication date
US6434666B1 (en) 2002-08-13
DE69621270D1 (de) 2002-06-27
US20020152357A1 (en) 2002-10-17
JP3239669B2 (ja) 2001-12-17
US6611899B2 (en) 2003-08-26
EP0727745A1 (de) 1996-08-21
JPH08221326A (ja) 1996-08-30
US5987569A (en) 1999-11-16
EP1193600A2 (de) 2002-04-03
EP1193600A3 (de) 2009-11-25
US20030212866A1 (en) 2003-11-13
EP0727745B1 (de) 2002-05-22

Similar Documents

Publication Publication Date Title
DE69621270T2 (de) Cache-Speichersteuervorrichtung und Methode
TW332294B (en) Semiconductor memory device with a pipe-line operation
MY123682A (en) Semiconductor memory card access apparatus, a computer-readable recording medium, an initialization method, and a semiconductor memory card.
EP0325421A3 (de) Organisation eines integrierten Cachespeichers zur flexiblen Anwendung zur Unterstützung von Multiprozessor-Operationen
TW341689B (en) Coprocessor data access control
HK1024806A1 (en) Smartcard for use with a receiver of encrypted broadcast signals, and receiver
DE59201828D1 (de) Hydraulikaggregat für hydraulische steuer- oder regelvorrichtungen.
EP0398523A3 (de) Dateneingabe-/-ausgabevorrichtung und Ausführungsunterstützung in digitalen Prozessoren
KR960702983A (ko) 온도 제어장치(apparatus for controlling temperature)
DE69831775D1 (de) Verarbeitungsvorrichtung für zerteilte Schreibdaten in Speichersteuerungseinheiten
DE3874481D1 (de) Kontrolleinrichtung fuer pufferspeicher.
ATE173555T1 (de) Kontrolleinrichtung
DE69803873D1 (de) Steuerungsvorrichtung zum verteilten speicherzugriff
TW200511010A (en) Method and related apparatus for controlling data movement in a memory device
JPS5730170A (en) Buffer memory control system
KR960012003A (ko) 메모리 제어기 및 기록 장치
DE60042383D1 (de) Datenübertragungssteuerungsgerät mit mehreren Toren
FR2661016B1 (fr) Procede de transfert des donnees.
EP1871019A4 (de) Verfahren zum verarbeiten des overhead eines optischen netzwerks und vorrichtung dafür
EP0623934A3 (de) Speicheranordnungprogrammiergerät.
JPS6433656A (en) Control system for transfer of data
KR940009854A (ko) 직접 메모리 액세스(dma)제어기의 전송 단위 제어방법
ES2123523T3 (es) Procedimiento para el control de un sistema periferico.
KR940024754U (ko) 블럭이송용 이송대차의 제어기기 동작장치
ITRM950102A0 (it) Dispositivo di comando per macchina operatrice idrostatica.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition