DE69525209D1 - Dynamischer, binärer Hochgeschwindigkeits-Inkrementierer - Google Patents

Dynamischer, binärer Hochgeschwindigkeits-Inkrementierer

Info

Publication number
DE69525209D1
DE69525209D1 DE69525209T DE69525209T DE69525209D1 DE 69525209 D1 DE69525209 D1 DE 69525209D1 DE 69525209 T DE69525209 T DE 69525209T DE 69525209 T DE69525209 T DE 69525209T DE 69525209 D1 DE69525209 D1 DE 69525209D1
Authority
DE
Germany
Prior art keywords
incrementer
dynamic
binary high
binary
speed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69525209T
Other languages
English (en)
Other versions
DE69525209T2 (de
Inventor
Steven Craig Bartling
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE69525209D1 publication Critical patent/DE69525209D1/de
Publication of DE69525209T2 publication Critical patent/DE69525209T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/5055—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination in which one operand is a constant, i.e. incrementers or decrementers

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Computing Systems (AREA)
  • Logic Circuits (AREA)
  • Image Processing (AREA)
  • Lubrication Of Internal Combustion Engines (AREA)
  • Medicines Containing Antibodies Or Antigens For Use As Internal Diagnostic Agents (AREA)
  • Transmission And Conversion Of Sensor Element Output (AREA)
  • Holo Graphy (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
DE69525209T 1994-10-14 1995-09-22 Dynamischer, binärer Hochgeschwindigkeits-Inkrementierer Expired - Fee Related DE69525209T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/323,234 US5619441A (en) 1994-10-14 1994-10-14 High speed dynamic binary incrementer

Publications (2)

Publication Number Publication Date
DE69525209D1 true DE69525209D1 (de) 2002-03-14
DE69525209T2 DE69525209T2 (de) 2002-09-19

Family

ID=23258287

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69525209T Expired - Fee Related DE69525209T2 (de) 1994-10-14 1995-09-22 Dynamischer, binärer Hochgeschwindigkeits-Inkrementierer

Country Status (11)

Country Link
US (1) US5619441A (de)
EP (1) EP0707261B1 (de)
JP (1) JPH08123663A (de)
KR (1) KR100221517B1 (de)
CN (1) CN1082207C (de)
AT (1) ATE212737T1 (de)
BR (1) BR9504269A (de)
CA (1) CA2155380A1 (de)
DE (1) DE69525209T2 (de)
MX (1) MX9504338A (de)
TW (1) TW357317B (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7007059B1 (en) * 2001-07-30 2006-02-28 Cypress Semiconductor Corporation Fast pipelined adder/subtractor using increment/decrement function with reduced register utilization
US6591286B1 (en) * 2002-01-18 2003-07-08 Neomagic Corp. Pipelined carry-lookahead generation for a fast incrementer
US20040001505A1 (en) * 2002-06-27 2004-01-01 Sun Microsystems, Inc. Circuit for adding one to a binary number
US20040015534A1 (en) * 2002-07-17 2004-01-22 Sun Microsystems, Inc. Method for adding one to a binary number
US9658829B2 (en) 2009-10-19 2017-05-23 Intel Corporation Near optimal configurable adder tree for arbitrary shaped 2D block sum of absolute differences (SAD) calculation engine
CN102866875B (zh) * 2012-10-05 2016-03-02 刘杰 多操作数加法器
US9471278B2 (en) * 2014-09-25 2016-10-18 Texas Instruments Incorporated Low area full adder with shared transistors
US10223071B2 (en) * 2017-04-14 2019-03-05 Qualcomm Incorporated Energy-efficient variable power adder and methods of use thereof

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3805045A (en) * 1972-10-30 1974-04-16 Amdahl Corp Binary carry lookahead adder using redundancy terms
JPS537349B2 (de) * 1974-03-27 1978-03-16
US3987291A (en) * 1975-05-01 1976-10-19 International Business Machines Corporation Parallel digital arithmetic device having a variable number of independent arithmetic zones of variable width and location
US4153939A (en) * 1976-01-24 1979-05-08 Nippon Electric Co., Ltd. Incrementer circuit
US4110832A (en) * 1977-04-28 1978-08-29 International Business Machines Corporation Carry save adder
US4084254A (en) * 1977-04-28 1978-04-11 International Business Machines Corporation Divider using carry save adder with nonperforming lookahead
US4417315A (en) * 1981-07-14 1983-11-22 Rockwell International Corporation Method and apparatus for incrementing a digital word
US4417316A (en) * 1981-07-14 1983-11-22 Rockwell International Corporation Digital binary increment circuit apparatus
US4700325A (en) * 1984-02-08 1987-10-13 Hewlett-Packard Company Binary tree calculations on monolithic integrated circuits
US4685078A (en) * 1984-10-31 1987-08-04 International Business Machines Corporation Dual incrementor
FR2604270B1 (fr) * 1986-09-22 1991-10-18 Jutand Francis Additionneur binaire comportant un operande fixe, et multiplieur binaire parallele-serie comprenant un tel additionneur
US4982352A (en) * 1988-06-17 1991-01-01 Bipolar Integrated Technology, Inc. Methods and apparatus for determining the absolute value of the difference between binary operands
US4905180A (en) * 1988-12-16 1990-02-27 Intel Corporation MOS adder with minimum pass gates in carry line
US5027310A (en) * 1989-09-08 1991-06-25 Zilog, Inc. Carry chain incrementer and/or decrementer circuit
US5018093A (en) * 1990-01-02 1991-05-21 Ibm Corporation High performance self-checking adder having small circuit area
US5095458A (en) * 1990-04-02 1992-03-10 Advanced Micro Devices, Inc. Radix 4 carry lookahead tree and redundant cell therefor
EP0478731A4 (en) * 1990-04-04 1993-09-22 International Business Machines Corporation Early scism alu status determination apparatus
US5041742A (en) * 1990-05-09 1991-08-20 Motorola, Inc. Structured scan path circuit for incorporating domino logic
US5384724A (en) * 1991-09-05 1995-01-24 Texas Instruments Incorporated Electronic circuit and method for half adder logic
US5278783A (en) * 1992-10-30 1994-01-11 Digital Equipment Corporation Fast area-efficient multi-bit binary adder with low fan-out signals

Also Published As

Publication number Publication date
CA2155380A1 (en) 1996-04-15
MX9504338A (es) 1997-01-31
BR9504269A (pt) 1997-09-09
KR960015197A (ko) 1996-05-22
ATE212737T1 (de) 2002-02-15
CN1082207C (zh) 2002-04-03
US5619441A (en) 1997-04-08
JPH08123663A (ja) 1996-05-17
TW357317B (en) 1999-05-01
DE69525209T2 (de) 2002-09-19
CN1138717A (zh) 1996-12-25
EP0707261B1 (de) 2002-01-30
KR100221517B1 (ko) 1999-09-15
EP0707261A1 (de) 1996-04-17

Similar Documents

Publication Publication Date Title
ATE180907T1 (de) Arithmetik-logik-einheit
DE60228083D1 (de) Rekonfigurierbare logik-vorrichtung
DE69525209T2 (de) Dynamischer, binärer Hochgeschwindigkeits-Inkrementierer
KR970049453A (ko) N-모스를 이용한 스테이틱 및 다이나믹 전 가산기
ES549655A0 (es) Perfeccionamientos introducidos en una disposicion de cir- cuito de etapa restadora
DE60235733D1 (de) Niederspannungskonverter mit Differenzeingang und einem einzigen Ausgang
KR930005365A (ko) 차동, 고속, 저전력의 에미터 정합논리 대상보형 금속산화막반도체(ecl-cmos)변환기
KR860002187A (ko) 파형정형장치
EP0270300A3 (de) Statische PLA- oder ROM-Schaltung mit selbsterzeugtem Vorladen
KR960043531A (ko) 고속 동기 카운터 회로
CA2110570A1 (en) High-Speed Level Shifter with Simple Circuit Arrangement
DE69229105T2 (de) Shift-Register mit N-bit parallelem Eingang und variablen-bit Parallelausgang
KR910017784A (ko) 디코더회로
KR940004480A (ko) 절대치회로
KR900013722A (ko) 신경 회로망을 이용한 a/d변환기 회로
KR900017173A (ko) 집적회로
KR940015792A (ko) 고속 가산 회로
SU1517610A1 (ru) Компаратор напряжения на кмдп-транзисторах
JPS55145431A (en) A/d converter
KR970055494A (ko) 반도체장치용 입력버퍼회로
KR910021028A (ko) 전가산기 회로
KR920001854A (ko) 출력회로장치
KR890010690A (ko) 전 가산기를 이용한 승수회로
JPS6439169A (en) Run length detecting circuit
KR960006272A (ko) 주/종속 플립-플롭

Legal Events

Date Code Title Description
8339 Ceased/non-payment of the annual fee