DE69229105T2 - Shift-Register mit N-bit parallelem Eingang und variablen-bit Parallelausgang - Google Patents

Shift-Register mit N-bit parallelem Eingang und variablen-bit Parallelausgang

Info

Publication number
DE69229105T2
DE69229105T2 DE69229105T DE69229105T DE69229105T2 DE 69229105 T2 DE69229105 T2 DE 69229105T2 DE 69229105 T DE69229105 T DE 69229105T DE 69229105 T DE69229105 T DE 69229105T DE 69229105 T2 DE69229105 T2 DE 69229105T2
Authority
DE
Germany
Prior art keywords
parallel
bits
bit parallel
output
shift register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69229105T
Other languages
English (en)
Other versions
DE69229105D1 (de
Inventor
Richard William Peters
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel CIT SA
Alcatel Lucent SAS
Original Assignee
Alcatel CIT SA
Alcatel SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel CIT SA, Alcatel SA filed Critical Alcatel CIT SA
Application granted granted Critical
Publication of DE69229105D1 publication Critical patent/DE69229105D1/de
Publication of DE69229105T2 publication Critical patent/DE69229105T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Shift Register Type Memory (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Selective Calling Equipment (AREA)
DE69229105T 1991-12-16 1992-12-05 Shift-Register mit N-bit parallelem Eingang und variablen-bit Parallelausgang Expired - Fee Related DE69229105T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/807,704 US5272703A (en) 1991-12-16 1991-12-16 N-bit parallel input to variable-bit parallel output shift register

Publications (2)

Publication Number Publication Date
DE69229105D1 DE69229105D1 (de) 1999-06-10
DE69229105T2 true DE69229105T2 (de) 1999-09-23

Family

ID=25196996

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69229105T Expired - Fee Related DE69229105T2 (de) 1991-12-16 1992-12-05 Shift-Register mit N-bit parallelem Eingang und variablen-bit Parallelausgang

Country Status (6)

Country Link
US (1) US5272703A (de)
EP (1) EP0557601B1 (de)
AT (1) ATE179848T1 (de)
AU (1) AU661875B2 (de)
DE (1) DE69229105T2 (de)
ES (1) ES2132106T3 (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69323071T2 (de) * 1993-06-18 1999-07-08 Cit Alcatel Anordnung von digitalen Phasenregelschleifen
ES2102938B1 (es) * 1994-03-28 1998-04-16 Alcatel Standard Electrica Sistema de reduccion de fluctuaciones de fase en demultiplexores digitales.
FR2758922B1 (fr) * 1997-01-30 2000-08-04 Alsthom Cge Alcatel Procede de transmission d'une voie de service dans une trame plesiochrone de ladite voie de service et systeme de transmission correspondant
EP0862348A1 (de) * 1997-02-28 1998-09-02 Alcatel Schnittstellenvorrichtung zur Extraktion von M Sätzen von Bits aus N Sätzen von Bits, mit Steuereinrichtung und logischer Zelle
EP0862117B1 (de) * 1997-02-28 2002-09-18 Alcatel Schnittstellenvorrichtung zur Ersetzung von M Sätzen von Bits aus N Sätzen von Bits, mit Steuereinrichtung und logischer Zelle
US6088413A (en) * 1997-05-09 2000-07-11 Alcatel Apparatus for reducing jitter in a desynchronizer
US6115756A (en) * 1997-06-27 2000-09-05 Sun Microsystems, Inc. Electro-optically connected multiprocessor and multiring configuration for dynamically allocating time
US5973628A (en) 1997-10-03 1999-10-26 Cisco Technology, Inc. Parallel variable bit encoder
JP3028096B2 (ja) * 1998-03-09 2000-04-04 日本電気株式会社 画像データ転送システムおよび方法
US6804265B1 (en) * 2000-05-19 2004-10-12 Cisco Technology, Inc. Apparatus and method interface improvement for digital circuits
US7529918B2 (en) * 2006-07-21 2009-05-05 Broadcom Corporation System and method for efficiently performing bit-field extraction and bit-field combination operations in a processor

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4301538A (en) * 1978-11-02 1981-11-17 Compagnie Industrielle Des Telecommunications Cit-Alcatel Remote surveillance and fault location unit for pulse regenerator repeaters
JPH0654901B2 (ja) * 1989-02-08 1994-07-20 富士通株式会社 フォーマット変換制御方式
JP2501513Y2 (ja) * 1989-04-27 1996-06-19 日本電気株式会社 並列直列変換器
US4928275A (en) * 1989-05-26 1990-05-22 Northern Telecom Limited Synchronization of asynchronous data signals
CA1326719C (en) * 1989-05-30 1994-02-01 Thomas E. Moore Ds3 to 28 vt1.5 sonet interface circuit
US5033067A (en) * 1989-12-15 1991-07-16 Alcatel Na Network Systems Corp. Variable shift register
US5052025A (en) * 1990-08-24 1991-09-24 At&T Bell Laboratories Synchronous digital signal to asynchronous digital signal desynchronizer

Also Published As

Publication number Publication date
ES2132106T3 (es) 1999-08-16
AU3010492A (en) 1993-06-17
EP0557601B1 (de) 1999-05-06
ATE179848T1 (de) 1999-05-15
DE69229105D1 (de) 1999-06-10
US5272703A (en) 1993-12-21
AU661875B2 (en) 1995-08-10
EP0557601A1 (de) 1993-09-01

Similar Documents

Publication Publication Date Title
DE69229105T2 (de) Shift-Register mit N-bit parallelem Eingang und variablen-bit Parallelausgang
SE9301546L (sv) Maximalsoekningskrets
CA2009472A1 (en) Format converting system for synchronous optical network
JPS5564445A (en) Code converter circuit
SE7600666L (sv) Feldetekterande dataoverforingssystem
DK333486D0 (da) Kodeorgan for bevaegelige billeder med egenafmaerkning af fyldtegn
ATE113770T1 (de) Sukzessives approximations-register.
EP0364934A3 (de) Bar-Kode-Printer
GB2004164A (en) Synchronization of data bit streams
KR850005694A (ko) 2진 신호비트스트림 변환방법 및 이 방법을 수행하는 장치
DE69217865T2 (de) Paralleldatenschieber von Teil- zu Gesamtwort
JPS57197961A (en) Conversion system for image data
ES2085883T3 (es) Circuito para la adaptacion de las velocidades de bits de dos señales.
ES2152926T3 (es) Metodo y aparato para conversion a/d y d/a.
GR3033221T3 (en) Method and arrangement for recovering plesiochrone signals transmitted in tributaries.
FI894154A (fi) Skenbart linjelaost skrivklocka foer bild-i-bild-videotillaempningar.
JPS5666947A (en) Data transmission method
GR3004923T3 (de)
KR890016776A (ko) 코우드 변환기와 그것을 포함한 엔코우더
JPS55158752A (en) Receiving system for inverse double transmission data
GB2292292A (en) Method and device for transmitting an asynchronous signal to a synchronous system
JPS6471345A (en) Data transmitter
SU786058A1 (ru) Устройство дл кодировани телевизионного сигнала
GR861648B (en) Detection arrangement of a logical situation change in a multiple transmission sign channel (multiplexin) n-vitamine
JPS545323A (en) Compensating unit for light source output variation

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee