ES2132106T3 - Registro de desplazamiento de entrada paralelo de n bitios a salida paralelo de bitios variables. - Google Patents

Registro de desplazamiento de entrada paralelo de n bitios a salida paralelo de bitios variables.

Info

Publication number
ES2132106T3
ES2132106T3 ES92120809T ES92120809T ES2132106T3 ES 2132106 T3 ES2132106 T3 ES 2132106T3 ES 92120809 T ES92120809 T ES 92120809T ES 92120809 T ES92120809 T ES 92120809T ES 2132106 T3 ES2132106 T3 ES 2132106T3
Authority
ES
Spain
Prior art keywords
parallel
bities
bits
output
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES92120809T
Other languages
English (en)
Inventor
Richard William Peters
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel CIT SA
Alcatel Lucent SAS
Original Assignee
Alcatel CIT SA
Alcatel SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel CIT SA, Alcatel SA filed Critical Alcatel CIT SA
Application granted granted Critical
Publication of ES2132106T3 publication Critical patent/ES2132106T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Shift Register Type Memory (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Selective Calling Equipment (AREA)

Abstract

LOS N-BITS PARALELOS DE DATOS SE INTRODUCEN EN UN REGISTRO DE DESPLAZAMIENTO DE SALIDA PARALELO EN PARALELO HECHO DE N + M N:1 MULTIPLEXORES PARALELOS Y SE PRODUCE LA SALIDA DE N-BITS PARALELOS TANTO DE DATOS PUROS COMO DE RELLENO EN DONDE, PARA CICLOS EN LOS CUALES SE INSERTAN BITS DE RELLENO, LOS BITS DE DATOS QUE NO HAN SALIDO SE HACEN RECIRCULAR PARA SALIR EN UN CICLO SUBSECUENTE SEGUIDOS POR LOS BITS DE DATOS QUE ENTRAN NUEVAMENTE, ESTO REPRESENTA UNA VENTAJA EN UNA TECNICA DE RELLENO DE BITS EN LA QUE PUEDE INICIARSE UNA FORMA ENVOLVENTE DE CARGA SINCRONA EN UNA UBICACION SELECCIONADA EN UN CICLO DE UNA SEÑAL DE TRANSPORTE SINCRONA MONITORIZANDO UNA SEÑAL DE INICIO DE CICLO Y SUMINISTRANDO UNA SEÑAL DE COMIENZO DE LA FORMA EN UN PUNTO SELECCIONADO DESPUES DE LA PRESENCIA DE LA SEÑAL DE INICIO DEL CICLO.
ES92120809T 1991-12-16 1992-12-05 Registro de desplazamiento de entrada paralelo de n bitios a salida paralelo de bitios variables. Expired - Lifetime ES2132106T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/807,704 US5272703A (en) 1991-12-16 1991-12-16 N-bit parallel input to variable-bit parallel output shift register

Publications (1)

Publication Number Publication Date
ES2132106T3 true ES2132106T3 (es) 1999-08-16

Family

ID=25196996

Family Applications (1)

Application Number Title Priority Date Filing Date
ES92120809T Expired - Lifetime ES2132106T3 (es) 1991-12-16 1992-12-05 Registro de desplazamiento de entrada paralelo de n bitios a salida paralelo de bitios variables.

Country Status (6)

Country Link
US (1) US5272703A (es)
EP (1) EP0557601B1 (es)
AT (1) ATE179848T1 (es)
AU (1) AU661875B2 (es)
DE (1) DE69229105T2 (es)
ES (1) ES2132106T3 (es)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ES2125942T3 (es) * 1993-06-18 1999-03-16 Cit Alcatel Disposicion de circuito digital bloqueado en fase.
ES2102938B1 (es) * 1994-03-28 1998-04-16 Alcatel Standard Electrica Sistema de reduccion de fluctuaciones de fase en demultiplexores digitales.
FR2758922B1 (fr) * 1997-01-30 2000-08-04 Alsthom Cge Alcatel Procede de transmission d'une voie de service dans une trame plesiochrone de ladite voie de service et systeme de transmission correspondant
ATE224559T1 (de) * 1997-02-28 2002-10-15 Cit Alcatel Schnittstellenvorrichtung zur ersetzung von m sätzen von bits aus n sätzen von bits, mit steuereinrichtung und logischer zelle
EP0862348A1 (en) * 1997-02-28 1998-09-02 Alcatel Interfacing device to extract M sets of bits out of N sets of bits, control unit and logical cell
US6088413A (en) * 1997-05-09 2000-07-11 Alcatel Apparatus for reducing jitter in a desynchronizer
US6115756A (en) * 1997-06-27 2000-09-05 Sun Microsystems, Inc. Electro-optically connected multiprocessor and multiring configuration for dynamically allocating time
US5973628A (en) * 1997-10-03 1999-10-26 Cisco Technology, Inc. Parallel variable bit encoder
JP3028096B2 (ja) * 1998-03-09 2000-04-04 日本電気株式会社 画像データ転送システムおよび方法
US6804265B1 (en) * 2000-05-19 2004-10-12 Cisco Technology, Inc. Apparatus and method interface improvement for digital circuits
US7529918B2 (en) * 2006-07-21 2009-05-05 Broadcom Corporation System and method for efficiently performing bit-field extraction and bit-field combination operations in a processor

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4301538A (en) * 1978-11-02 1981-11-17 Compagnie Industrielle Des Telecommunications Cit-Alcatel Remote surveillance and fault location unit for pulse regenerator repeaters
JPH0654901B2 (ja) * 1989-02-08 1994-07-20 富士通株式会社 フォーマット変換制御方式
JP2501513Y2 (ja) * 1989-04-27 1996-06-19 日本電気株式会社 並列直列変換器
US4928275A (en) * 1989-05-26 1990-05-22 Northern Telecom Limited Synchronization of asynchronous data signals
CA1326719C (en) * 1989-05-30 1994-02-01 Thomas E. Moore Ds3 to 28 vt1.5 sonet interface circuit
US5033067A (en) * 1989-12-15 1991-07-16 Alcatel Na Network Systems Corp. Variable shift register
US5052025A (en) * 1990-08-24 1991-09-24 At&T Bell Laboratories Synchronous digital signal to asynchronous digital signal desynchronizer

Also Published As

Publication number Publication date
EP0557601A1 (en) 1993-09-01
AU3010492A (en) 1993-06-17
DE69229105T2 (de) 1999-09-23
AU661875B2 (en) 1995-08-10
EP0557601B1 (en) 1999-05-06
ATE179848T1 (de) 1999-05-15
DE69229105D1 (de) 1999-06-10
US5272703A (en) 1993-12-21

Similar Documents

Publication Publication Date Title
ES2132106T3 (es) Registro de desplazamiento de entrada paralelo de n bitios a salida paralelo de bitios variables.
KR880006859A (ko) 데이타 멀티플렉스 전송 장치
SE7600666L (sv) Feldetekterande dataoverforingssystem
FI82348B (fi) Kodare foer roerlig bild med fyllnadstecken med inre kodord.
FI921228A0 (fi) Multiplex dataringoeverfoering.
DE3750717D1 (de) Sukzessives Approximations-Register.
SE8802734D0 (sv) Sett och anordning for omvandling av digital grundsignal
GB2016245A (en) Decoding arrangements for digital data
KR850005694A (ko) 2진 신호비트스트림 변환방법 및 이 방법을 수행하는 장치
EP0196044A3 (en) Image input system
KR870010533A (ko) 디지탈신호기의 전송장치
JPS57197961A (en) Conversion system for image data
JPS55161459A (en) Picture information reader
DE69217865D1 (de) Paralleldatenschieber von Teil- zu Gesamtwort
DE69026922D1 (de) Digitale Signalverarbeitungsschaltungen
DK0597349T3 (da) Fremgangsmåde og apparat til genvinding af i funktionsdatablokke overførte plesiokrone signaler
JPS5739671A (en) Shrinking system for facsimile picture signal
KR890016776A (ko) 코우드 변환기와 그것을 포함한 엔코우더
DE3769827D1 (de) Demultiplexstufe eines digitalsignal-uebertragungsgeraetes.
JPS6471345A (en) Data transmitter
SU684567A1 (ru) Фотоэлектрическое считывающее устройство
JP2946863B2 (ja) パリティ計数回路
JPH0548469A (ja) パリテイエラー検出回路
ES2114541T3 (es) Procedimiento y disposicion para generar una señal multiplex de emision y para sincronizar una señal multiplex de recepcion sobre la señal multiplex de emision.
JPS5726946A (en) Frame synchronizing system

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 557601

Country of ref document: ES