DE69429844D1 - Verfahren und System zum Schutz von integrierten Schaltungen - Google Patents

Verfahren und System zum Schutz von integrierten Schaltungen

Info

Publication number
DE69429844D1
DE69429844D1 DE69429844T DE69429844T DE69429844D1 DE 69429844 D1 DE69429844 D1 DE 69429844D1 DE 69429844 T DE69429844 T DE 69429844T DE 69429844 T DE69429844 T DE 69429844T DE 69429844 D1 DE69429844 D1 DE 69429844D1
Authority
DE
Germany
Prior art keywords
integrated circuits
protecting integrated
protecting
circuits
integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69429844T
Other languages
English (en)
Other versions
DE69429844T2 (de
Inventor
Charvaka Duvvury
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of DE69429844D1 publication Critical patent/DE69429844D1/de
Publication of DE69429844T2 publication Critical patent/DE69429844T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1301—Thyristor
    • H01L2924/13034—Silicon Controlled Rectifier [SCR]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
DE69429844T 1993-09-13 1994-09-13 Verfahren und System zum Schutz von integrierten Schaltungen Expired - Fee Related DE69429844T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/120,998 US6208493B1 (en) 1993-09-13 1993-09-13 Method and system for protecting integrated circuits against a variety of transients

Publications (2)

Publication Number Publication Date
DE69429844D1 true DE69429844D1 (de) 2002-03-21
DE69429844T2 DE69429844T2 (de) 2002-08-14

Family

ID=22393827

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69429844T Expired - Fee Related DE69429844T2 (de) 1993-09-13 1994-09-13 Verfahren und System zum Schutz von integrierten Schaltungen

Country Status (5)

Country Link
US (1) US6208493B1 (de)
EP (1) EP0643422B1 (de)
JP (1) JPH07211870A (de)
KR (1) KR100331661B1 (de)
DE (1) DE69429844T2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7304439B2 (en) * 2001-09-06 2007-12-04 E. Energy Technology Limited Phase-controlled dimmable electronic ballasts for fluorescent lamps with very wide dimming range
US20060098363A1 (en) * 2004-11-09 2006-05-11 Fultec Semiconductors, Inc. Integrated transient blocking unit compatible with very high voltages
US20110035074A1 (en) * 2009-08-05 2011-02-10 Tyco Electronics Corporation Remote controlled power consuming device and module therefore
FR3054344B1 (fr) * 2016-07-25 2018-09-07 Tiempo Circuit integre protege.

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2305484C3 (de) * 1973-02-05 1978-08-24 Siemens Ag, 1000 Berlin Und 8000 Muenchen Erregereinrichtung für eine gleichstromerregte Drehstrom-Lichtmaschine
DE3130324A1 (de) * 1981-07-31 1983-02-17 GAO Gesellschaft für Automation und Organisation mbH, 8000 München Traegerelement fuer einen ic-baustein
JPS6239045A (ja) 1985-08-14 1987-02-20 Oki Electric Ind Co Ltd 半導体集積回路の入力保護回路
JPS62165967A (ja) 1986-01-17 1987-07-22 Sanyo Electric Co Ltd 半導体装置
US4920405A (en) 1986-11-28 1990-04-24 Fuji Electric Co., Ltd. Overcurrent limiting semiconductor device
DE3856174T2 (de) 1987-10-27 1998-09-03 Nippon Electric Co Halbleiteranordnung mit einem isolierten vertikalen Leistungs-MOSFET.
US4939616A (en) * 1988-11-01 1990-07-03 Texas Instruments Incorporated Circuit structure with enhanced electrostatic discharge protection
US5008736A (en) * 1989-11-20 1991-04-16 Motorola, Inc. Thermal protection method for a power device
US5021853A (en) * 1990-04-27 1991-06-04 Digital Equipment Corporation N-channel clamp for ESD protection in self-aligned silicided CMOS process
JPH04261061A (ja) * 1990-10-18 1992-09-17 Nissan Motor Co Ltd 入力保護装置
JPH04155868A (ja) * 1990-10-19 1992-05-28 Hitachi Ltd 過電圧自己保護型サイリスタ
US5268588A (en) * 1992-09-30 1993-12-07 Texas Instruments Incorporated Semiconductor structure for electrostatic discharge protection

Also Published As

Publication number Publication date
KR950010054A (ko) 1995-04-26
EP0643422A1 (de) 1995-03-15
EP0643422B1 (de) 2002-02-13
US6208493B1 (en) 2001-03-27
JPH07211870A (ja) 1995-08-11
KR100331661B1 (ko) 2002-08-13
DE69429844T2 (de) 2002-08-14

Similar Documents

Publication Publication Date Title
DE69839274D1 (de) System und verfahren zum absichern von sprachtransaktionen
DE59303586D1 (de) Verfahren und einrichtung zum schutz von fahrzeuginsassen
DE69722796D1 (de) Schutzsystem zum blockieren von elektronischen geräten und bauteilen und verfahren hierfür
DE69435286D1 (de) Verfahren und zusammensetzungen zum hervorrufen von schlaf
DE69626055D1 (de) Gerät und Verfahren zum Datenschutz
DE69411213D1 (de) Verfahren und Vorrichtung zum Waschen von Substraten
DE69527120D1 (de) Elektronisches Verfahren und System zum Suchen von Bezugsquellen
DE69529801D1 (de) Verfahren und System zum Schutz digitaler Informationen
DE69526257D1 (de) Verfahren zum navigieren und system dafür
DE69515560D1 (de) Vorrichtung und Verfahren zum Schutz einer integrierten Schaltung
DE69317696T2 (de) Polyimid-Verfahren zum Schutz integrierter Schaltungen
DE69331085D1 (de) Automatisiertes LSI-Entwurfsystem und Verfahren
DE69706043D1 (de) Integrierte schaltungsschutzanordnung und verfahren
DE69325807D1 (de) Verfahren und system zum schleifen von brammen
DE69710034T2 (de) Verfahren und Vorrichtung zum Schützen von Speicherteilen
DE69208347D1 (de) Anordnung und Verfahren zum Schützen von Oberflächen
DE69626067D1 (de) Schaltung und Verfahren um Bitleitungen vorzuspannen
DE59810404D1 (de) Verfahren und vorrichtung zum betreiben von fräsbädern
DE69420317T2 (de) Verfahren und Vorrichtung zum Testen von Überlaufschutzvorrichtungen
DE69401227D1 (de) Verfahren und Vorrichtung zum Zusammenschalten von elektrischen Schaltungen
DE69318349T2 (de) System und Verfahren zum intensitätsvariablen Drucken
DE69429844D1 (de) Verfahren und System zum Schutz von integrierten Schaltungen
DE69423170T2 (de) System und Verfahren zum Schaltungsentwurf
DE69523936D1 (de) Verfahren zum Schutz von Leistungstransistoren und übereinstimmende Schaltung
DE69511471D1 (de) Verfahren und Gerät zum Zentrieren von Leiterrahmen integrierter Schaltungen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee