DE69331039T2 - Rechnersystem mit einem Vorausholungscachespeicher - Google Patents

Rechnersystem mit einem Vorausholungscachespeicher

Info

Publication number
DE69331039T2
DE69331039T2 DE69331039T DE69331039T DE69331039T2 DE 69331039 T2 DE69331039 T2 DE 69331039T2 DE 69331039 T DE69331039 T DE 69331039T DE 69331039 T DE69331039 T DE 69331039T DE 69331039 T2 DE69331039 T2 DE 69331039T2
Authority
DE
Germany
Prior art keywords
computer system
prefetch cache
prefetch
cache
computer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69331039T
Other languages
English (en)
Other versions
DE69331039D1 (de
Inventor
William J Kass
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NCR International Inc
Original Assignee
NCR International Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NCR International Inc filed Critical NCR International Inc
Publication of DE69331039D1 publication Critical patent/DE69331039D1/de
Application granted granted Critical
Publication of DE69331039T2 publication Critical patent/DE69331039T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3814—Implementation provisions of instruction buffers, e.g. prefetch buffer; banks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/123—Replacement control using replacement algorithms with age lists, e.g. queue, most recently used [MRU] list or least recently used [LRU] list
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60—Details of cache memory
    • G06F2212/6022—Using a prefetch buffer or dedicated prefetch cache
DE69331039T 1992-12-24 1993-12-17 Rechnersystem mit einem Vorausholungscachespeicher Expired - Fee Related DE69331039T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/996,533 US5566324A (en) 1992-12-24 1992-12-24 Computer apparatus including a main memory prefetch cache and method of operation thereof

Publications (2)

Publication Number Publication Date
DE69331039D1 DE69331039D1 (de) 2001-12-13
DE69331039T2 true DE69331039T2 (de) 2002-07-04

Family

ID=25543018

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69331039T Expired - Fee Related DE69331039T2 (de) 1992-12-24 1993-12-17 Rechnersystem mit einem Vorausholungscachespeicher

Country Status (4)

Country Link
US (1) US5566324A (de)
EP (1) EP0604139B1 (de)
JP (1) JPH07129471A (de)
DE (1) DE69331039T2 (de)

Families Citing this family (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0613087B1 (de) * 1993-02-24 2002-11-20 Matsushita Electric Industrial Co., Ltd. Vorrichtung und Verfahren zum Speicherlesezugriff mit hoher Geschwindigkeit
TW228580B (en) * 1993-10-01 1994-08-21 Ibm Information processing system and method of operation
CA2118278C (en) * 1993-12-21 1999-09-07 J. David Garland Multimedia system
US5832231A (en) * 1995-01-13 1998-11-03 U S West, Inc. Method and system for preloading interactive multimedia applications
US5689255A (en) * 1995-08-22 1997-11-18 Hewlett-Packard Company Method and apparatus for compressing and decompressing image data
US5758119A (en) * 1995-08-23 1998-05-26 International Business Machines Corp. System and method for indicating that a processor has prefetched data into a primary cache and not into a secondary cache
US5740399A (en) * 1995-08-23 1998-04-14 International Business Machines Corporation Modified L1/L2 cache inclusion for aggressive prefetch
US5664147A (en) * 1995-08-24 1997-09-02 International Business Machines Corp. System and method that progressively prefetches additional lines to a distributed stream buffer as the sequentiality of the memory accessing is demonstrated
US5737565A (en) * 1995-08-24 1998-04-07 International Business Machines Corporation System and method for diallocating stream from a stream buffer
US5860138A (en) * 1995-10-02 1999-01-12 International Business Machines Corporation Processor with compiler-allocated, variable length intermediate storage
EP0782079A1 (de) * 1995-12-18 1997-07-02 Texas Instruments Incorporated Stoss-Zugriff in Datenverarbeitungssystemen
US5778422A (en) * 1996-04-04 1998-07-07 International Business Machines Corporation Data processing system memory controller that selectively caches data associated with write requests
US5983313A (en) * 1996-04-10 1999-11-09 Ramtron International Corporation EDRAM having a dynamically-sized cache memory and associated method
US5724613A (en) * 1996-05-06 1998-03-03 Vlsi Technology, Inc. System and method for automatically enabling and disabling a prefetching capability
US5867731A (en) * 1996-08-12 1999-02-02 Unisys Corporation System for data transfer across asynchronous interface
US6055600A (en) * 1996-12-19 2000-04-25 International Business Machines Corporation Method and apparatus for detecting the presence and identification of level two cache modules
US6490658B1 (en) * 1997-06-23 2002-12-03 Sun Microsystems, Inc. Data prefetch technique using prefetch cache, micro-TLB, and history file
US6073225A (en) * 1997-06-24 2000-06-06 Intel Corporation Method and apparatus for monitoring bus transactions based on cycle type and memory address range
US6138212A (en) * 1997-06-25 2000-10-24 Sun Microsystems, Inc. Apparatus and method for generating a stride used to derive a prefetch address
US6317810B1 (en) * 1997-06-25 2001-11-13 Sun Microsystems, Inc. Microprocessor having a prefetch cache
US6098154A (en) * 1997-06-25 2000-08-01 Sun Microsystems, Inc. Apparatus and method for generating a stride used to derive a prefetch address
DK1044364T3 (da) * 1997-12-17 2007-09-24 Aventis Pharm Prod Inc Fremgangmåde og reagenser til kvantificering af fastfasereaktioner ved anvendelse af fluor-NMR
GB2348024B (en) 1999-03-16 2003-06-25 Ibm Cache memory systems
US6314494B1 (en) * 1999-04-15 2001-11-06 Agilent Technologies, Inc. Dynamically size configurable data buffer for data cache and prefetch cache memory
DE10009677A1 (de) * 2000-02-29 2001-09-06 Infineon Technologies Ag Programmgesteuerte Einheit
US7243339B2 (en) * 2001-07-03 2007-07-10 Hewlett-Packard Development Company, L.P. System and method to decrease program analysis overhead
US6721861B2 (en) 2001-12-28 2004-04-13 Arm Limited Indicator of validity status information for data storage within a data processing system
US7039764B1 (en) * 2002-01-17 2006-05-02 Nokia Corporation Near-perfect, fixed-time searching algorithm using hashing, LRU and cam-based caching
US7340566B2 (en) * 2002-10-21 2008-03-04 Microsoft Corporation System and method for initializing a memory device from block oriented NAND flash
US20040088490A1 (en) * 2002-11-06 2004-05-06 Subir Ghosh Super predictive fetching system and method
US6871246B2 (en) 2003-05-07 2005-03-22 Freescale Semiconductor, Inc. Prefetch control in a data processing system
US7039747B1 (en) * 2003-12-18 2006-05-02 Cisco Technology, Inc. Selective smart discards with prefetchable and controlled-prefetchable address space
US20060069746A1 (en) * 2004-09-08 2006-03-30 Davis Franklin A System and method for smart persistent cache
US7685365B2 (en) * 2004-09-30 2010-03-23 Intel Corporation Transactional memory execution utilizing virtual memory
US20060075394A1 (en) * 2004-10-01 2006-04-06 Tatsuya Iwamoto Dynamic loading and unloading for processing unit
US7882309B2 (en) * 2007-07-26 2011-02-01 Globalfoundries Inc. Method and apparatus for handling excess data during memory access
KR100981884B1 (ko) 2008-01-08 2010-09-14 한국과학기술원 컴퓨터 저장장치에서의 프리페칭 데이터 관리 방법
JP2014115851A (ja) * 2012-12-10 2014-06-26 Canon Inc データ処理装置及びその制御方法
GB2506706B (en) 2013-04-02 2014-09-03 Imagination Tech Ltd Tile-based graphics
US9384136B2 (en) 2013-04-12 2016-07-05 International Business Machines Corporation Modification of prefetch depth based on high latency event
US9244724B2 (en) 2013-08-15 2016-01-26 Globalfoundries Inc. Management of transactional memory access requests by a cache memory
US9367348B2 (en) 2013-08-15 2016-06-14 Globalfoundries Inc. Protecting the footprint of memory transactions from victimization
US10599570B1 (en) 2014-06-20 2020-03-24 Google Llc Expiration of offline map data
EP3258383A1 (de) * 2016-06-13 2017-12-20 Advanced Micro Devices, Inc. Dynamisch verstellbare inklusionsvorspannung für inklusive cachespeicher
US10353817B2 (en) * 2017-03-07 2019-07-16 International Business Machines Corporation Cache miss thread balancing
US10846253B2 (en) 2017-12-21 2020-11-24 Advanced Micro Devices, Inc. Dynamic page state aware scheduling of read/write burst transactions

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4371927A (en) * 1977-11-22 1983-02-01 Honeywell Information Systems Inc. Data processing system programmable pre-read capability
US4214303A (en) * 1977-12-22 1980-07-22 Honeywell Information Systems Inc. Word oriented high speed buffer memory system connected to a system bus
US4317168A (en) * 1979-11-23 1982-02-23 International Business Machines Corporation Cache organization enabling concurrent line castout and line fetch transfers with main storage
US4481573A (en) * 1980-11-17 1984-11-06 Hitachi, Ltd. Shared virtual address translation unit for a multiprocessor system
US4439829A (en) * 1981-01-07 1984-03-27 Wang Laboratories, Inc. Data processing machine with improved cache memory management
US4490782A (en) * 1981-06-05 1984-12-25 International Business Machines Corporation I/O Storage controller cache system with prefetch determined by requested record's position within data block
US4439828A (en) * 1981-07-27 1984-03-27 International Business Machines Corp. Instruction substitution mechanism in an instruction handling unit of a data processing system
US4488222A (en) * 1982-05-10 1984-12-11 Ncr Corporation Circuit for reusing previously fetched data
US4583165A (en) * 1982-06-30 1986-04-15 International Business Machines Corporation Apparatus and method for controlling storage access in a multilevel storage system
US4603380A (en) * 1983-07-01 1986-07-29 International Business Machines Corporation DASD cache block staging
US4631660A (en) * 1983-08-30 1986-12-23 Amdahl Corporation Addressing system for an associative cache memory
US4669043A (en) * 1984-02-17 1987-05-26 Signetics Corporation Memory access controller
US4916605A (en) * 1984-03-27 1990-04-10 International Business Machines Corporation Fast write operations
US4791642A (en) * 1986-10-17 1988-12-13 Amdahl Corporation Buffer error retry
US4933837A (en) * 1986-12-01 1990-06-12 Advanced Micro Devices, Inc. Methods and apparatus for optimizing instruction processing in computer systems employing a combination of instruction cache and high speed consecutive transfer memories
US4972316A (en) * 1987-03-30 1990-11-20 International Business Machines Corporation Method of handling disk sector errors in DASD cache
IT1215539B (it) * 1987-06-03 1990-02-14 Honeywell Inf Systems Memoria tampone trasparente.
US4847758A (en) * 1987-10-30 1989-07-11 Zenith Electronics Corporation Main memory access in a microprocessor system with a cache memory
US4943908A (en) * 1987-12-02 1990-07-24 International Business Machines Corporation Multiple branch analyzer for prefetching cache lines
US4918587A (en) * 1987-12-11 1990-04-17 Ncr Corporation Prefetch circuit for a computer memory subject to consecutive addressing
US4996641A (en) * 1988-04-15 1991-02-26 Motorola, Inc. Diagnostic mode for a cache
GB2235554B (en) * 1989-08-31 1993-11-17 Sun Microsystems Inc Computer system architecture for improved floating point performance
JP2892148B2 (ja) * 1990-11-21 1999-05-17 株式会社東芝 情報処理装置
US5420994A (en) * 1990-08-06 1995-05-30 Ncr Corp. Method for reading a multiple byte data element in a memory system with at least one cache and a main memory
US5247642A (en) * 1990-12-05 1993-09-21 Ast Research, Inc. Apparatus for determining cacheability of a memory address to provide zero wait state operation in a computer system
US5283880A (en) * 1991-01-02 1994-02-01 Compaq Computer Corp. Method of fast buffer copying by utilizing a cache memory to accept a page of source buffer contents and then supplying these contents to a target buffer without causing unnecessary wait states
JP2881049B2 (ja) * 1991-07-30 1999-04-12 株式会社日立製作所 プリフェッチバッファ
US5381539A (en) * 1992-06-04 1995-01-10 Emc Corporation System and method for dynamically controlling cache management

Also Published As

Publication number Publication date
EP0604139B1 (de) 2001-10-31
DE69331039D1 (de) 2001-12-13
JPH07129471A (ja) 1995-05-19
US5566324A (en) 1996-10-15
EP0604139A1 (de) 1994-06-29

Similar Documents

Publication Publication Date Title
DE69331039T2 (de) Rechnersystem mit einem Vorausholungscachespeicher
DE69331448D1 (de) Dataprozessor mit einem Cachespeicher
DE69129872D1 (de) Datenverarbeitungssystem mit einem leistungsverbessernden Befehlscachespeicher
DE69328841T2 (de) Mehrfachprozessorrechnersystem
DE69224571D1 (de) Mehrprozessorrechnersystem
DE69221700T2 (de) Fernglas mit Rechnersystem
DE69226386T2 (de) Zugriffsteuerung in einem verteilten Rechnersystem
DE69327576T2 (de) Paralleles Rechnersystem
DE69529374D1 (de) Datenprozessor mit Teilassoziativer Einheit
DE68927172D1 (de) Multiprozessorsystem mit cache-speichern
DE69432133D1 (de) Datenprozessor mit Cache-Speicher
DE69329684D1 (de) Vorrichtung mit hauptrechnerindikationssignalen
DE69130461D1 (de) Zugriffsteuerung in einem verteilten Rechnersystem
DE69326076T2 (de) Rechnersystem
DE69229667T2 (de) Simulierte cachespeicher-assoziativität
DE69527634D1 (de) Rechner-Cachespeichersystem
DE69325826D1 (de) Rechner mit einer Parallelverarbeitungsfähigkeit
DE69030066D1 (de) Rechner ausgestattet mit mehreren Prozessoren
DE68926761T2 (de) Mehrprozessorsystem mit einem mehranschlüssigen Cachespeicher
DE69327643T2 (de) Cachespeichersysteme
GB9225209D0 (en) Data retrieval using a cache
DE69223209T2 (de) Rechnersystem mit austauschbarer CPU
FI934865A0 (fi) Dator foer fordon
EP0535537A3 (en) Computer system with a cache memory
GB2240862B (en) Computer with cache

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee