DE69329684D1 - Vorrichtung mit hauptrechnerindikationssignalen - Google Patents

Vorrichtung mit hauptrechnerindikationssignalen

Info

Publication number
DE69329684D1
DE69329684D1 DE69329684T DE69329684T DE69329684D1 DE 69329684 D1 DE69329684 D1 DE 69329684D1 DE 69329684 T DE69329684 T DE 69329684T DE 69329684 T DE69329684 T DE 69329684T DE 69329684 D1 DE69329684 D1 DE 69329684D1
Authority
DE
Germany
Prior art keywords
main computer
indication signals
computer indication
signals
main
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE69329684T
Other languages
English (en)
Other versions
DE69329684T2 (de
Inventor
Brian Petersen
Lai-Chin Lo
W Paul Sherer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
3Com Corp
Original Assignee
3Com Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=25486742&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=DE69329684(D1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by 3Com Corp filed Critical 3Com Corp
Application granted granted Critical
Publication of DE69329684D1 publication Critical patent/DE69329684D1/de
Publication of DE69329684T2 publication Critical patent/DE69329684T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/901—Buffering arrangements using storage descriptor, e.g. read or write pointers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/128—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine for dedicated transfers to a network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9047—Buffering arrangements including multiple buffers, e.g. buffer pools
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9063—Intermediate storage in different physical parts of a node or terminal
    • H04L49/9068—Intermediate storage in different physical parts of a node or terminal in the network interface card

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer And Data Communications (AREA)
  • Communication Control (AREA)
  • Burglar Alarm Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
DE69329684T 1992-09-18 1993-09-17 Vorrichtung mit hauptrechnerindikationssignalen Expired - Lifetime DE69329684T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US07/947,773 US5319752A (en) 1992-09-18 1992-09-18 Device with host indication combination
PCT/US1993/008866 WO1994007201A1 (en) 1992-09-18 1993-09-17 A device with host indication combination

Publications (2)

Publication Number Publication Date
DE69329684D1 true DE69329684D1 (de) 2000-12-21
DE69329684T2 DE69329684T2 (de) 2001-06-21

Family

ID=25486742

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69329684T Expired - Lifetime DE69329684T2 (de) 1992-09-18 1993-09-17 Vorrichtung mit hauptrechnerindikationssignalen

Country Status (8)

Country Link
US (1) US5319752A (de)
EP (1) EP0660955B1 (de)
JP (1) JP2584957B2 (de)
KR (1) KR100186928B1 (de)
AU (1) AU674341B2 (de)
CA (1) CA2143951C (de)
DE (1) DE69329684T2 (de)
WO (1) WO1994007201A1 (de)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5412782A (en) 1992-07-02 1995-05-02 3Com Corporation Programmed I/O ethernet adapter with early interrupts for accelerating data transfer
US5659690A (en) * 1992-10-15 1997-08-19 Adaptec, Inc. Programmably configurable host adapter integrated circuit including a RISC processor
US5530874A (en) * 1993-02-02 1996-06-25 3Com Corporation Network adapter with an indication signal mask and an interrupt signal mask
US5623669A (en) * 1993-07-21 1997-04-22 International Business Machines Corporation High speed online copy of partitioned data
ATE211564T1 (de) * 1993-07-28 2002-01-15 3Com Corp Netzwerkstation mit mehreren netzwerkadressen
GB2282474B (en) * 1993-09-30 1998-02-25 Intel Corp Buffer memory management for a computer network node
US5983275A (en) * 1994-05-04 1999-11-09 Cirrus Logic, Inc. Apparatus for and method of providing interrupts to a host processor in a frame receiving system
US6131176A (en) * 1994-06-07 2000-10-10 Unisys Corporation On-the-fly data integrity transfer system handling mixed block sizes
WO1996013925A1 (en) * 1994-10-31 1996-05-09 Alcatel N.V. Communications protocol
US5774745A (en) * 1995-03-31 1998-06-30 Cirrus Logic, Inc. Method and apparatus for writing and reading entries in an event status queue of a host memory
US5708814A (en) * 1995-11-21 1998-01-13 Microsoft Corporation Method and apparatus for reducing the rate of interrupts by generating a single interrupt for a group of events
US5881063A (en) * 1996-04-08 1999-03-09 Ford Motor Company Half-message based multiplex communication interface circuit which uses a main microcontroller to detect a match in addresses and generate a qualified signal
US6154794A (en) * 1996-09-08 2000-11-28 Silicon Graphics, Inc. Upstream situated apparatus and method within a computer system for controlling data flow to a downstream situated input/output unit
US5951644A (en) * 1996-12-24 1999-09-14 Apple Computer, Inc. System for predicting and managing network performance by managing and monitoring resourse utilization and connection of network
US5943479A (en) * 1997-01-02 1999-08-24 Digital Equipment Corporation Method for reducing the rate of interrupts in a high speed I/O controller
GB9704368D0 (en) * 1997-03-03 1997-04-23 Madge Networks Ltd Interface device and method
US6256660B1 (en) * 1997-04-08 2001-07-03 International Business Machines Corporation Method and program product for allowing application programs to avoid unnecessary packet arrival interrupts
US6012121A (en) * 1997-04-08 2000-01-04 International Business Machines Corporation Apparatus for flexible control of interrupts in multiprocessor systems
US6167032A (en) * 1997-11-07 2000-12-26 International Business Machines Corporation System and method for avoiding host transmit underruns in a communication network
US6061768A (en) * 1997-12-18 2000-05-09 Advanced Micro Devices, Inc. Apparatus and method in a network interface device for storing tracking information indicating stored data status between contending memory controllers
US6105079A (en) * 1997-12-18 2000-08-15 Advanced Micro Devices, Inc. Apparatus and method in a network interface device for selectively supplying long bit information related to a data frame to a buffer memory and a read controller for initiation of data transfers
US6574694B1 (en) * 1999-01-26 2003-06-03 3Com Corporation Interrupt optimization using time between succeeding peripheral component events
US6192440B1 (en) * 1999-01-26 2001-02-20 3Com Corporation System and method for dynamically selecting interrupt storage time threshold parameters
US6189067B1 (en) * 1999-01-26 2001-02-13 3Com Corporation System and method for dynamically selecting interrupt quantity threshold parameters
US6529986B1 (en) * 1999-01-26 2003-03-04 3Com Corporation Interrupt optimization using storage time for peripheral component events
US6351785B1 (en) * 1999-01-26 2002-02-26 3Com Corporation Interrupt optimization using varying quantity threshold
US6189066B1 (en) * 1999-01-26 2001-02-13 3Com Corporation System and method for dynamically selecting interrupt time interval threshold parameters
US6434651B1 (en) * 1999-03-01 2002-08-13 Sun Microsystems, Inc. Method and apparatus for suppressing interrupts in a high-speed network environment
US6467008B1 (en) * 1999-03-01 2002-10-15 Sun Microsystems, Inc. Method and apparatus for indicating an interrupt in a network interface
US6311284B1 (en) * 1999-03-15 2001-10-30 Advanced Micro Devices, Inc. Using an independent clock to coordinate access to registers by a peripheral device and a host system
JP5220974B2 (ja) * 1999-10-14 2013-06-26 ブルアーク ユーケー リミテッド ハードウェア実行又はオペレーティングシステム機能の加速のための装置及び方法
US6631434B1 (en) * 1999-11-15 2003-10-07 Hewlett-Packard Development Company, L.P. Dynamic early indication system for a computer
US6629290B1 (en) * 1999-12-29 2003-09-30 Advanced Micro Devices, Inc. Method and apparatus for automatic transmit verification
US7861104B2 (en) * 2001-08-24 2010-12-28 Broadcom Corporation Methods and apparatus for collapsing interrupts
US20030219232A1 (en) * 2001-10-01 2003-11-27 Shu Lin System and method for identifying data on a storage medium
KR20040063905A (ko) * 2001-12-13 2004-07-14 마쯔시다덴기산교 가부시키가이샤 통신 디바이스, 수신 프로세스 실행을 위한 방법 및프로그램, 및 동 프로그램이 기록된 컴퓨터 판독가능 기록매체
KR20040017656A (ko) * 2002-08-23 2004-02-27 삼성전자주식회사 적은 수의 인터럽트를 이용하여 데이터를 처리하는인터페이스 카드 및 인터럽트 발생 방법
JP4931912B2 (ja) * 2006-04-26 2012-05-16 パナソニック株式会社 信号伝送方法、送受信装置及び通信システム
WO2012153165A1 (en) * 2011-05-06 2012-11-15 Nokia Corporation A pitch estimator
US9146776B1 (en) 2011-08-16 2015-09-29 Marvell International Ltd. Systems and methods for controlling flow of message signaled interrupts
US9128920B2 (en) * 2011-11-30 2015-09-08 Marvell World Trade Ltd. Interrupt handling systems and methods for PCIE bridges with multiple buses
US9043457B2 (en) 2012-10-25 2015-05-26 Qualcomm Incorporated Dynamic adjustment of an interrupt latency threshold and a resource supporting a processor in a portable computing device
US9224958B2 (en) 2013-07-19 2015-12-29 Universal Display Corporation Organic electroluminescent materials and devices
DE212018000159U1 (de) * 2017-02-17 2019-10-02 Marvell World Trade Ltd. Systeme für einen Fehlerprotokollierungsmechanismus an Steuerungsbereichsnetzwerkbussen
US10007695B1 (en) * 2017-05-22 2018-06-26 Dropbox, Inc. Replication lag-constrained deletion of data in a large-scale distributed data storage system

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3789365A (en) * 1971-06-03 1974-01-29 Bunker Ramo Processor interrupt system
JPS58134554A (ja) * 1982-02-03 1983-08-10 Nec Corp 伝送路監視装置
US4866666A (en) * 1984-10-29 1989-09-12 Francisco Michael H Method for maintaining data integrity during information transmission by generating indicia representing total number of binary 1's and 0's of the data
US4680581A (en) * 1985-03-28 1987-07-14 Honeywell Inc. Local area network special function frames
US5101402A (en) * 1988-05-24 1992-03-31 Digital Equipment Corporation Apparatus and method for realtime monitoring of network sessions in a local area network
US5103446A (en) * 1990-11-09 1992-04-07 Moses Computers, Inc. Local area network adaptive throughput control for instantaneously matching data transfer rates between personal computer nodes

Also Published As

Publication number Publication date
EP0660955B1 (de) 2000-11-15
AU674341B2 (en) 1996-12-19
DE69329684T2 (de) 2001-06-21
JP2584957B2 (ja) 1997-02-26
KR950703766A (ko) 1995-09-20
CA2143951A1 (en) 1994-03-31
JPH07507173A (ja) 1995-08-03
EP0660955A1 (de) 1995-07-05
US5319752A (en) 1994-06-07
WO1994007201A1 (en) 1994-03-31
EP0660955A4 (de) 1995-05-17
AU4930093A (en) 1994-04-12
KR100186928B1 (ko) 1999-05-15
CA2143951C (en) 2001-01-02

Similar Documents

Publication Publication Date Title
DE69329684D1 (de) Vorrichtung mit hauptrechnerindikationssignalen
DE69212387D1 (de) Intravenöse Vorrichtung
BR8900060A (pt) Dispositivo de engate
NO923531D0 (no) Utjevningsenhet for datamottakeranordning
DE69316406D1 (de) Elektronische Vorrichtung mit Fühlern
FR2630808B1 (fr) Dispositif de raccordement
DE69033202D1 (de) Detektionsgerät
DE68908094D1 (de) Teilchenmessvorrichtung.
DE69319168D1 (de) Elektronischer Messapparat
DE69223050D1 (de) Gerät zur flugzeugdetektion
ES2011437A4 (es) Dispositivo de distribucion
FR2626732B1 (fr) Dispositif de visualisation en couleurs-monochrome
FR2647131B1 (fr) Dispositif gravillonneur
DE69207636D1 (de) Farbige elektrooptische Vorrichtung
KR900000878U (ko) 각도 검출장치
DE69210848D1 (de) Wellenleiter-elektrooptische Vorrichtung
FR2628821B1 (fr) Dispositif de raccordement
DE59008796D1 (de) Andockgerät mit Koppelsensorsystem.
BR8906150A (pt) Medidor de watthora eletronico
DE69219186D1 (de) Elektrooptische Vorrichtung
FR2630531B1 (fr) Dispositif de refroidissement
FR2644040B3 (fr) Dispositif de gougeage
FR2643698B3 (fr) Dispositif de serrage
DE69232117D1 (de) Messgeraet mit einer akusto-optischen vorrichtung
DE68922518D1 (de) Elektrooptische Vorrichtung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition