DE69324792T2 - Vorrichtung und Verfahren mit Schieberegistern zur Erzeugung einer Vorspannung für einen VCO in einer PLL-Schaltung - Google Patents

Vorrichtung und Verfahren mit Schieberegistern zur Erzeugung einer Vorspannung für einen VCO in einer PLL-Schaltung

Info

Publication number
DE69324792T2
DE69324792T2 DE69324792T DE69324792T DE69324792T2 DE 69324792 T2 DE69324792 T2 DE 69324792T2 DE 69324792 T DE69324792 T DE 69324792T DE 69324792 T DE69324792 T DE 69324792T DE 69324792 T2 DE69324792 T2 DE 69324792T2
Authority
DE
Germany
Prior art keywords
vco
generating
bias voltage
shift registers
pll circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69324792T
Other languages
English (en)
Other versions
DE69324792D1 (de
Inventor
Lanny L Parker
Benjamin C Peterson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Application granted granted Critical
Publication of DE69324792D1 publication Critical patent/DE69324792D1/de
Publication of DE69324792T2 publication Critical patent/DE69324792T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0995Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03Astable circuits
    • H03K3/0315Ring oscillators
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/354Astable circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/06Phase locked loops with a controlled oscillator having at least two frequency control terminals
DE69324792T 1993-03-01 1993-12-23 Vorrichtung und Verfahren mit Schieberegistern zur Erzeugung einer Vorspannung für einen VCO in einer PLL-Schaltung Expired - Fee Related DE69324792T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/024,064 US5375148A (en) 1993-03-01 1993-03-01 VCO bias generator in a phase lock loop

Publications (2)

Publication Number Publication Date
DE69324792D1 DE69324792D1 (de) 1999-06-10
DE69324792T2 true DE69324792T2 (de) 1999-12-09

Family

ID=21818685

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69324792T Expired - Fee Related DE69324792T2 (de) 1993-03-01 1993-12-23 Vorrichtung und Verfahren mit Schieberegistern zur Erzeugung einer Vorspannung für einen VCO in einer PLL-Schaltung

Country Status (4)

Country Link
US (1) US5375148A (de)
EP (2) EP0817389A1 (de)
JP (1) JP3487896B2 (de)
DE (1) DE69324792T2 (de)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2769660B2 (ja) * 1992-09-21 1998-06-25 三菱電機株式会社 Pll回路
DE4326062C1 (de) * 1993-08-03 1994-08-18 Siemens Ag Phasenregelanordnung
US5557224A (en) * 1994-04-15 1996-09-17 International Business Machines Corporation Apparatus and method for generating a phase-controlled clock signal
JP2616701B2 (ja) * 1994-06-29 1997-06-04 日本電気株式会社 クロック従属同期装置の高速引込み制御回路
US5592370A (en) * 1994-09-19 1997-01-07 Sun Microsystems, Inc. Regulated complementary charge pump circuit
JPH08186490A (ja) * 1994-11-04 1996-07-16 Fujitsu Ltd 位相同期回路及びデータ再生装置
US5727037A (en) * 1996-01-26 1998-03-10 Silicon Graphics, Inc. System and method to reduce phase offset and phase jitter in phase-locked and delay-locked loops using self-biased circuits
KR0157952B1 (ko) * 1996-01-27 1999-03-20 문정환 위상 지연 보정 장치
JP2914287B2 (ja) * 1996-03-08 1999-06-28 日本電気株式会社 Pll回路
JP3080146B2 (ja) * 1996-08-26 2000-08-21 日本電気株式会社 自動ロック回路
US5986514A (en) * 1998-01-26 1999-11-16 Motorola, Inc. Self-biased voltage controlled oscillator (VCO) method and apparatus
US6172571B1 (en) 1998-07-28 2001-01-09 Cypress Semiconductor Corp. Method for reducing static phase offset in a PLL
US6292507B1 (en) * 1999-09-01 2001-09-18 Lexmark International, Inc. Method and apparatus for compensating a spread spectrum clock generator
US6779126B1 (en) * 2000-08-31 2004-08-17 Micron Technology, Inc. Phase detector for all-digital phase locked and delay locked loops
WO2002060063A1 (en) * 2001-01-26 2002-08-01 True Circuits, Inc. Self-biasing phase-locked loop system
US6658043B2 (en) * 2001-10-26 2003-12-02 Lexmark International, Inc. Method and apparatus for providing multiple spread spectrum clock generator circuits with overlapping output frequencies
US20040135640A1 (en) * 2002-01-28 2004-07-15 Maneatis John G. Phase-locked loop with conditioned charge pump output
US6700420B2 (en) * 2002-04-18 2004-03-02 Koninklijke Philips Electronics N.V. Differential output structure with reduced skew for a single input
US7078977B2 (en) * 2002-09-06 2006-07-18 True Circuits, Inc. Fast locking phase-locked loop
US7019595B1 (en) * 2002-10-25 2006-03-28 Ralink Technology, Inc. Frequency synthesizer with automatic tuning control to increase tuning range
US20050063506A1 (en) * 2003-09-23 2005-03-24 Sony Corporation Method and system for jitter correction
US7777541B1 (en) 2006-02-01 2010-08-17 Cypress Semiconductor Corporation Charge pump circuit and method for phase locked loop
KR100979115B1 (ko) * 2007-12-21 2010-08-31 주식회사 하이닉스반도체 바이어스전압 생성회로 및 위상고정루프
US7692462B2 (en) * 2008-01-25 2010-04-06 Himax Technologies Limited Delay-locked loop and a stabilizing method thereof
US8094769B2 (en) * 2008-07-25 2012-01-10 Freescale Semiconductor, Inc. Phase-locked loop system with a phase-error spreading circuit
US9473120B1 (en) * 2015-05-18 2016-10-18 Qualcomm Incorporated High-speed AC-coupled inverter-based buffer with replica biasing

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4151485A (en) * 1977-11-21 1979-04-24 Rockwell International Corporation Digital clock recovery circuit
US4667170A (en) * 1985-09-26 1987-05-19 Western Digital Corporation Voltage controlled oscillator with self-adjustment of operating point
DE3634751A1 (de) * 1986-10-11 1988-04-14 Thomson Brandt Gmbh Phasendiskriminator, insbesondere fuer eine pll-schaltung
US4942370A (en) * 1988-04-08 1990-07-17 Ricoh Company, Ltd. PLL circuit with band width varying in accordance with the frequency of an input signal
US4988960A (en) * 1988-12-21 1991-01-29 Yamaha Corporation FM demodulation device and FM modulation device employing a CMOS signal delay device
US5036216A (en) * 1990-03-08 1991-07-30 Integrated Circuit Systems, Inc. Video dot clock generator
JPH0799807B2 (ja) * 1990-03-09 1995-10-25 株式会社東芝 位相同期回路
US5175884A (en) * 1990-06-01 1992-12-29 Motorola, Inc. Voltage controlled oscillator with current control
US5068628A (en) * 1990-11-13 1991-11-26 Level One Communications, Inc. Digitally controlled timing recovery loop
US5036294A (en) * 1990-12-03 1991-07-30 Motorola Inc. Phase locked loop having low-frequency jitter compensation

Also Published As

Publication number Publication date
JPH06276092A (ja) 1994-09-30
EP0817389A1 (de) 1998-01-07
JP3487896B2 (ja) 2004-01-19
DE69324792D1 (de) 1999-06-10
EP0614275A3 (de) 1994-11-17
EP0614275A2 (de) 1994-09-07
US5375148A (en) 1994-12-20
EP0614275B1 (de) 1999-05-06

Similar Documents

Publication Publication Date Title
DE69324792T2 (de) Vorrichtung und Verfahren mit Schieberegistern zur Erzeugung einer Vorspannung für einen VCO in einer PLL-Schaltung
DE69528234T2 (de) Schaltung und Verfahren zur Erzeugung eines Taktsignals
DE69430838T2 (de) Schaltung und Verfahren zur parallelen Verschiebung und Addition
DE69405547D1 (de) Verfahren und vorrichtung zum generieren eines modifizierten temperaturkompensationssignals in einer temperaturkompensierten kristalloszillatorschaltung
DE68927037D1 (de) Verfahren und Vorrichtung zur Erzeugung von Plasma
DE68924744D1 (de) Kontaktstiftelektronik-Einrichtung mit Phasenjustierung für einen IC-Tester und Verfahren zur Phasenjustierung.
DE69209647D1 (de) Verfahren und vorrichtung zur erzeugung einer flachen e.c.r.-schicht in einem microwellenplasmaapparat
DE69320887D1 (de) Leistung sparendes Verfahren und Vorrichtung für ein Wiedergabegerät mit aussetzender Abtastung
DE69225339T2 (de) Verfahren und Vorrichtung zur Erzeugung von Kalibrierinformationen für ein elektronisches Motorsteuermodul
DE59408678D1 (de) Verfahren zur Erzeugung einer MR-Bildfolge und Anordnung zur Durchführung des Verfahren
DE69719800T2 (de) Verfahren und vorrichtung zur lichtmodulation in einer einen mach-zehnder-modulator enthaltenden modulatorschaltung
DE69525093T2 (de) Vorrichtung und Verfahren zur Erzeugung eines phasengesteuerten Taktsignals
DE69416356D1 (de) Vorrichtung und Verfahren zum Spritzgiessen mit örtlicher Druckbeaufschlagung
DE69327612D1 (de) Schaltung und Verfahren zur Generierung eines stabilen Taktsignals mit Frequenzvervielfachung
DE68909489D1 (de) Verfahren und schaltung zur spannungsregelung fuer gleichspannungsquellen, die einen generator mit erregerwicklung beinhalten.
DE69411511D1 (de) Schaltung zur Taktrückgewinnung mit angepassten Oszillatoren
DE69709925D1 (de) Verfahren und vorrichtung zur erzeugung eines stromes mit positivem temperaturkoeffizienten
DE3888230D1 (de) Einrichtung und Verfahren zur Durchführung einer Schiebeoperation mit einer Multipliziererschaltung.
DE69229669T2 (de) Verfahren und Vorrichtung zur Erzeugung und Darstellung von Freiform-Strichen
DE69220345T2 (de) Verfahren und Vorrichtung zur Erzeugung von Fernsehprüfmustern
DE69125613D1 (de) Verfahren und Vorrichtung zur Erzeugung von Testsignalen
DE69111575D1 (de) Verfahren und Vorrichtung zur Erzeugung von Lücken in einer Reissverschlusskette.
DE59611125D1 (de) Verfahren und Vorrichtung zur Herstellung eines Spulenelements für einen Datenträger mit integriertem Schaltkreis und nichtberührender Kopplung
DE59610364D1 (de) Verfahren und Schaltungsanordnung zur Erzeugung eines kanalcodierten Binärsignals
DE69727273D1 (de) Verfahren und vorrichtung für elektronische kodierer mit spannungspegeldetektorschaltung

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: MOTOROLA INC.(N.D.GES.D. STAATES DELAWARE), SCHAUM

8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Free format text: SCHUMACHER & WILLSAU, PATENTANWALTSSOZIETAET, 80335 MUENCHEN

8339 Ceased/non-payment of the annual fee