DE69321178D1 - Phasendetektor für elastischen Speicherung - Google Patents

Phasendetektor für elastischen Speicherung

Info

Publication number
DE69321178D1
DE69321178D1 DE69321178T DE69321178T DE69321178D1 DE 69321178 D1 DE69321178 D1 DE 69321178D1 DE 69321178 T DE69321178 T DE 69321178T DE 69321178 T DE69321178 T DE 69321178T DE 69321178 D1 DE69321178 D1 DE 69321178D1
Authority
DE
Germany
Prior art keywords
bit
phase detector
clock
write
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69321178T
Other languages
English (en)
Other versions
DE69321178T2 (de
Inventor
Richard William Peters
William Bernard Weeber
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel Lucent SAS
Original Assignee
Alcatel Alsthom Compagnie Generale dElectricite
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Alsthom Compagnie Generale dElectricite filed Critical Alcatel Alsthom Compagnie Generale dElectricite
Application granted granted Critical
Publication of DE69321178D1 publication Critical patent/DE69321178D1/de
Publication of DE69321178T2 publication Critical patent/DE69321178T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Graft Or Block Polymers (AREA)
  • Centrifugal Separators (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
DE69321178T 1992-08-25 1993-08-10 Phasendetektor für elastischen Speicherung Expired - Fee Related DE69321178T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/935,009 US5285206A (en) 1992-08-25 1992-08-25 Phase detector for elastic store

Publications (2)

Publication Number Publication Date
DE69321178D1 true DE69321178D1 (de) 1998-10-29
DE69321178T2 DE69321178T2 (de) 1999-02-18

Family

ID=25466439

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69321178T Expired - Fee Related DE69321178T2 (de) 1992-08-25 1993-08-10 Phasendetektor für elastischen Speicherung

Country Status (5)

Country Link
US (2) US5285206A (de)
EP (1) EP0584636B1 (de)
AT (1) ATE171577T1 (de)
DE (1) DE69321178T2 (de)
ES (1) ES2124756T3 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5867695A (en) * 1992-10-16 1999-02-02 International Business Machines Corp. Method and system for reduced metastability between devices which communicate and operate at different clock frequencies
DE69323071T2 (de) * 1993-06-18 1999-07-08 Cit Alcatel Anordnung von digitalen Phasenregelschleifen
GB9323187D0 (en) * 1993-11-10 1994-01-05 Northern Telecom Ltd Pointer justification even leak control
IT1265424B1 (it) * 1993-12-22 1996-11-22 Alcatel Italia Metodo e disposizione ciruitale di realizzazione della funzione di hpa negli apparati sdh
ES2102938B1 (es) * 1994-03-28 1998-04-16 Alcatel Standard Electrica Sistema de reduccion de fluctuaciones de fase en demultiplexores digitales.
US5548534A (en) * 1994-07-08 1996-08-20 Transwitch Corporation Two stage clock dejitter circuit for regenerating an E4 telecommunications signal from the data component of an STS-3C signal
EP0702465A1 (de) * 1994-09-13 1996-03-20 T.R.T. Telecommunications Radioelectriques Et Telephoniques Übertragungssystem und -gerät zum Multiplexieren und Demultiplexieren eines binären Datenstroms, der gestapft sein kann
DE4442506A1 (de) * 1994-11-30 1996-06-05 Sel Alcatel Ag Synchronisierungsüberachung in einem Netzwerk
SE515563C2 (sv) * 1995-01-11 2001-08-27 Ericsson Telefon Ab L M Dataöverföringssystem
US6088413A (en) * 1997-05-09 2000-07-11 Alcatel Apparatus for reducing jitter in a desynchronizer
US5973628A (en) * 1997-10-03 1999-10-26 Cisco Technology, Inc. Parallel variable bit encoder
US6798744B1 (en) * 1999-05-14 2004-09-28 Pmc-Sierra, Inc. Method and apparatus for interconnection of flow-controlled communication
US6907541B1 (en) * 2000-11-07 2005-06-14 Juniper Networks, Inc. System for recovering received data with a reliable gapped clock signal after reading the data from memory using enable and local clock signals
US6463111B1 (en) * 2001-05-25 2002-10-08 Transwitch Corporaton Method and apparatus for desynchronizing a DS-3 signal and/or an E3 signal from the data portion of an STS-STM payload
US7180914B2 (en) * 2002-08-19 2007-02-20 Applied Micro Circuits Corporation Efficient asynchronous stuffing insertion and destuffing removal circuit
WO2012042594A1 (ja) * 2010-09-28 2012-04-05 富士通株式会社 クロック変換装置、フレーム処理装置及び周波数制御方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4397017A (en) * 1981-03-02 1983-08-02 Nippon Electric Co., Ltd. Stuff synchronization device with reduced sampling jitter
JPH0644746B2 (ja) * 1988-03-25 1994-06-08 富士通株式会社 並列型パルス挿入回路
US5040170A (en) * 1988-12-09 1991-08-13 Transwitch Corporation System for cross-connecting high speed digital signals
JPH0654901B2 (ja) * 1989-02-08 1994-07-20 富士通株式会社 フォーマット変換制御方式
US4928275A (en) * 1989-05-26 1990-05-22 Northern Telecom Limited Synchronization of asynchronous data signals
DE3920391A1 (de) * 1989-06-22 1991-01-10 Philips Patentverwaltung Schaltungsanordnung zur anpassung der bitraten zweier signale
DE3934248A1 (de) * 1989-10-13 1991-04-18 Standard Elektrik Lorenz Ag Multiplexer und demultiplexer, insbesondere fuer nachrichtenuebertragungs-netze mit einer synchronen hierarchie der digitalsignale
JP3094419B2 (ja) * 1990-02-19 2000-10-03 ソニー株式会社 サンプリングレート変換装置
US5157655A (en) * 1990-10-31 1992-10-20 Transwitch Corp. Apparatus for generating a ds-3 signal from the data component of an sts-1 payload signal
JPH04286233A (ja) * 1991-03-14 1992-10-12 Nec Corp スタッフ同期回路
US5192950A (en) * 1991-12-16 1993-03-09 Alcatel Network Systems, Inc. Partial word to full word parallel data shifter
US5268935A (en) * 1991-12-20 1993-12-07 At&T Bell Laboratories Synchronous digital signal to asynchronous digital signal desynchronizer

Also Published As

Publication number Publication date
DE69321178T2 (de) 1999-02-18
EP0584636B1 (de) 1998-09-23
US5461380A (en) 1995-10-24
ATE171577T1 (de) 1998-10-15
US5285206A (en) 1994-02-08
EP0584636A1 (de) 1994-03-02
ES2124756T3 (es) 1999-02-16

Similar Documents

Publication Publication Date Title
DE69321178T2 (de) Phasendetektor für elastischen Speicherung
TW359835B (en) Non-volatile memory enabling simultaneous reading and writing by time multiplexing a decode path
EP0618585A3 (de) Mit einem externen Taktsignal synchronisierte Halbleiterspeicheranordnung zum Ausgeben von Datenbits durch eine kleine Anzahl von Datenleitungen.
ES2118784T3 (es) Metodo y dispositivo para registrar informacion en una pista de un soporte de registro, y un dispositivo para leer el soporte con registro asi obtenido.
KR920006912A (ko) 유료도로표의 자기기록방법 및 회로
ATE40610T1 (de) Geraet zur aufnahme von digitalen daten.
DE69224936D1 (de) Auslesen von Signalen für optisches Speichermedium
AU4303789A (en) Method and apparatus for detecting impending overflow and/or underrun of elasticity buffer
EP0226960A1 (de) Synchronsteuersystem
TW367491B (en) Magnetic disk certifier
KR880008237A (ko) 디지탈 신호의 시간축 보정장치
JPS56166654A (en) Pulse stuffing synchronizer
SU1190012A1 (ru) Аппаратура дл обработки данных каротажа в процессе бурени
KR920000069A (ko) 병렬, 직렬 출력 변환기능을 내장하는 메모리 ic
KR890702200A (ko) 광 기록매체
SU1236491A1 (ru) Устройство дл сопр жени источника и приемника информации
SU1575146A1 (ru) Устройство дл регистрации сейсмической информации
KR900018985A (ko) 디지탈신호 재생장치
SU1495827A1 (ru) Устройство дл считывани информации с перфоносител
SU1571658A1 (ru) Устройство дл цифровой магнитной записи
SU959155A1 (ru) Блок считывани дл запоминающего устройства
SU1564695A1 (ru) Буферное запоминающее устройство
JPS554757A (en) Error control system of memory unit
TW352435B (en) Method and circuit for refreshing read cyclic data in DRAM
JPS53141518A (en) Storing system

Legal Events

Date Code Title Description
8327 Change in the person/name/address of the patent owner

Owner name: ALCATEL, PARIS, FR

8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee