DE69125874T2 - Generator für mehrdimensionale Adressen und Anordnung zum Steuern desselben - Google Patents

Generator für mehrdimensionale Adressen und Anordnung zum Steuern desselben

Info

Publication number
DE69125874T2
DE69125874T2 DE69125874T DE69125874T DE69125874T2 DE 69125874 T2 DE69125874 T2 DE 69125874T2 DE 69125874 T DE69125874 T DE 69125874T DE 69125874 T DE69125874 T DE 69125874T DE 69125874 T2 DE69125874 T2 DE 69125874T2
Authority
DE
Germany
Prior art keywords
arrangement
controlling
same
address generator
dimensional address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69125874T
Other languages
English (en)
Other versions
DE69125874D1 (de
Inventor
Masaki Toyokura
Kunitoshi Aono
Toshiyuki Araki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Application granted granted Critical
Publication of DE69125874D1 publication Critical patent/DE69125874D1/de
Publication of DE69125874T2 publication Critical patent/DE69125874T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0207—Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Image Input (AREA)
  • Image Generation (AREA)
  • Image Analysis (AREA)
DE69125874T 1990-02-21 1991-02-20 Generator für mehrdimensionale Adressen und Anordnung zum Steuern desselben Expired - Fee Related DE69125874T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4142490 1990-02-21

Publications (2)

Publication Number Publication Date
DE69125874D1 DE69125874D1 (de) 1997-06-05
DE69125874T2 true DE69125874T2 (de) 1997-11-20

Family

ID=12607982

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69125874T Expired - Fee Related DE69125874T2 (de) 1990-02-21 1991-02-20 Generator für mehrdimensionale Adressen und Anordnung zum Steuern desselben

Country Status (3)

Country Link
US (1) US5293596A (de)
EP (1) EP0443551B1 (de)
DE (1) DE69125874T2 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05509426A (ja) * 1990-06-27 1993-12-22 ルミニス　ピーティーワイ　リミテッド 行列構造にアドレスするための整数論的割り当て発生回路
JPH0620034A (ja) * 1992-07-02 1994-01-28 Nec Corp 画像処理用アドレス生成回路
JP2677969B2 (ja) * 1993-12-27 1997-11-17 松下電器産業株式会社 直交変換装置
GB9605853D0 (en) * 1996-03-20 1996-05-22 Univ Strathclyde Array indexing
US6055619A (en) * 1997-02-07 2000-04-25 Cirrus Logic, Inc. Circuits, system, and methods for processing multiple data streams
US6259957B1 (en) 1997-04-04 2001-07-10 Cirrus Logic, Inc. Circuits and methods for implementing audio Codecs and systems using the same
US6427200B1 (en) * 2000-09-27 2002-07-30 Institute For Information Industry Multiple changeable addressing mapping circuit
TW508494B (en) * 2001-03-28 2002-11-01 Shansun Technology Company Data protection device capable of self-defining address arrangement sequence in protection area of storage device
US9081725B2 (en) 2002-03-19 2015-07-14 Shansun Technology Company Digital information protecting method and apparatus, and computer accessible recording medium
US7958374B2 (en) 2002-03-19 2011-06-07 Shansun Technology Company Digital information protecting method and apparatus, and computer accessible recording medium
JP4919805B2 (ja) * 2004-10-13 2012-04-18 パナソニック株式会社 矩形画像描画装置、矩形画像描画方法、及び集積回路
CN100538886C (zh) * 2005-03-04 2009-09-09 中国科学院计算技术研究所 多维数组在动态随机存取存储器上的快速读写方法和装置
US8464025B2 (en) * 2005-05-20 2013-06-11 Sony Corporation Signal processing apparatus with signal control units and processor units operating based on different threads
KR100868451B1 (ko) * 2007-02-22 2008-11-11 삼성전자주식회사 3-ｄ 주소 매핑을 이용한 메모리 접근 방법
JP4893822B2 (ja) * 2007-03-20 2012-03-07 富士通株式会社 半導体集積回路および半導体メモリのアクセス制御方法
US9003165B2 (en) * 2008-12-09 2015-04-07 Shlomo Selim Rakib Address generation unit using end point patterns to scan multi-dimensional data structures
US20220413850A1 (en) * 2021-06-28 2022-12-29 Silicon Laboratories Inc. Apparatus for Processor with Macro-Instruction and Associated Methods
US20220414050A1 (en) * 2021-06-28 2022-12-29 Silicon Laboratories Inc. Apparatus for Memory Configuration for Array Processor and Associated Methods
US20220414049A1 (en) * 2021-06-28 2022-12-29 Silicon Laboratories Inc. Apparatus for Array Processor and Associated Methods

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4809156A (en) * 1984-03-19 1989-02-28 Trw Inc. Address generator circuit
US4704680A (en) * 1984-08-15 1987-11-03 Tektronix, Inc. Address computation system for updating starting addresses of data arrays in an array processor within an instruction cycle
US4819152A (en) * 1985-04-05 1989-04-04 Raytheon Company Method and apparatus for addressing a memory by array transformations
US4860109A (en) * 1987-01-07 1989-08-22 Matsushita Electric Industrial Co., Ltd. Image processing apparatus
JPH01171067A (ja) * 1987-12-26 1989-07-06 Fanuc Ltd アドレス変換回路

Also Published As

Publication number Publication date
EP0443551B1 (de) 1997-05-02
EP0443551A3 (en) 1992-01-29
EP0443551A2 (de) 1991-08-28
DE69125874D1 (de) 1997-06-05
US5293596A (en) 1994-03-08

Similar Documents

Publication Publication Date Title
DE69125874D1 (de) Generator für mehrdimensionale Adressen und Anordnung zum Steuern desselben
DE69412017T2 (de) Arbeitsplatz für Prozesssteuerung und Bedienungskonsole
DE29580468U1 (de) Schalter und Werkzeug zum Zusammenbau des Schalters
DE69104376T2 (de) Anordnung und verfahren zum filtrieren.
DE69534209D1 (de) Vaskuläre Endoprothese und Vorrichtung zum Einbringen derselben
DE69112605T2 (de) Abstützung für dentale hilfsmittel und ähnliches.
DE69216084T2 (de) Generator und absaugapparat für die elektrochirurgie
DE19580624D2 (de) Vorrichtung zum Insufflieren von Gas
DE59305734D1 (de) Gehäuse für freistehende Automaten und dergleichen
ATA66890A (de) Maschine zum verteilen und planieren des bettungsschotters
DE59409916D1 (de) Verfahren zum Entzerren von Röntgenaufnahmen und Anordnung zur Durchführung des Verfahrens
DE69106572D1 (de) Anordnung zum Erwärmen.
DE69231051D1 (de) Verfahren und Anordnung zur vorteilierten Division
DE69409987D1 (de) Vorrichtung zum Unterdrücken von Spannungsschwankungen und Oberschwingungen
DE59406626D1 (de) Verfahren zum einstellen von reibahlen und dergleichen
DE59510300D1 (de) MR-Verfahren und Anordnung zur Durchführung desselben
DE69407630T2 (de) Induktive Anordnung
DE59508239D1 (de) Maschine zum Ansetzen von Nieten, Druckknöpfen und dergleichen
DE69626743D1 (de) Stromversorgung für grossen Spannungen und grossen Leistungen
DE9316349U1 (de) Anordnung zum Verschließen von Bohrungen
DE9405299U1 (de) Vorrichtung zum Auffalten von Kisten
DE59301418D1 (de) Grundgestell für maschinen und dergleichen
DE59304811D1 (de) Anordnung zum Binden
DE29604057U1 (de) Anordnung zum Befestigen von Gegenständen
DE59506507D1 (de) Anordnung zum Verhindern von Druckwerksschäden

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee