DE69109468D1 - Elektronische Leistungsanordnung realisiert durch eine Reihe elementarer Halbleiterbauelemente in Parallelverbindung und verwandtes Herstellungsverfahren. - Google Patents

Elektronische Leistungsanordnung realisiert durch eine Reihe elementarer Halbleiterbauelemente in Parallelverbindung und verwandtes Herstellungsverfahren.

Info

Publication number
DE69109468D1
DE69109468D1 DE69109468T DE69109468T DE69109468D1 DE 69109468 D1 DE69109468 D1 DE 69109468D1 DE 69109468 T DE69109468 T DE 69109468T DE 69109468 T DE69109468 T DE 69109468T DE 69109468 D1 DE69109468 D1 DE 69109468D1
Authority
DE
Germany
Prior art keywords
series
manufacturing process
parallel connection
semiconductor components
electronic power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69109468T
Other languages
English (en)
Other versions
DE69109468T2 (de
Inventor
Giuseppe Ferla
Cesare Ronsisvalle
Pier Enrico Zani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SRL
Ansaldo Transporti SpA
Original Assignee
Ansaldo Transporti SpA
SGS Thomson Microelectronics SRL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ansaldo Transporti SpA, SGS Thomson Microelectronics SRL filed Critical Ansaldo Transporti SpA
Application granted granted Critical
Publication of DE69109468D1 publication Critical patent/DE69109468D1/de
Publication of DE69109468T2 publication Critical patent/DE69109468T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/043Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
    • H01L23/051Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body another lead being formed by a cover plate parallel to the base plate, e.g. sandwich type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H01L23/5256Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
DE69109468T 1991-05-23 1991-05-23 Elektronische Leistungsanordnung realisiert durch eine Reihe elementarer Halbleiterbauelemente in Parallelverbindung und verwandtes Herstellungsverfahren. Expired - Fee Related DE69109468T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP91830215A EP0514615B1 (de) 1991-05-23 1991-05-23 Elektronische Leistungsanordnung realisiert durch eine Reihe elementarer Halbleiterbauelemente in Parallelverbindung und verwandtes Herstellungsverfahren

Publications (2)

Publication Number Publication Date
DE69109468D1 true DE69109468D1 (de) 1995-06-08
DE69109468T2 DE69109468T2 (de) 1995-12-14

Family

ID=8208949

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69109468T Expired - Fee Related DE69109468T2 (de) 1991-05-23 1991-05-23 Elektronische Leistungsanordnung realisiert durch eine Reihe elementarer Halbleiterbauelemente in Parallelverbindung und verwandtes Herstellungsverfahren.

Country Status (4)

Country Link
US (2) US5250821A (de)
EP (1) EP0514615B1 (de)
JP (1) JP3140555B2 (de)
DE (1) DE69109468T2 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3258200B2 (ja) * 1995-05-31 2002-02-18 株式会社東芝 圧接型半導体装置
US5362989A (en) * 1992-12-16 1994-11-08 Alliedsignal Inc. Electrical isolation for power-saving purposes
US5498907A (en) * 1993-04-29 1996-03-12 Allied Signal Inc. Interconnection arrangement for power semiconductor switching devices
JP3180863B2 (ja) * 1993-07-27 2001-06-25 富士電機株式会社 加圧接触形半導体装置およびその組立方法
JP2991010B2 (ja) * 1993-09-29 1999-12-20 富士電機株式会社 半導体装置およびその製造方法
EP0660396B1 (de) * 1993-12-24 1998-11-04 Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno MOS-Leistungs-Chip-Typ und Packungszusammenbau
US5798287A (en) * 1993-12-24 1998-08-25 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Method for forming a power MOS device chip
DE69321966T2 (de) * 1993-12-24 1999-06-02 Cons Ric Microelettronica Leistungs-Halbleiterbauelement
US5539232A (en) * 1994-05-31 1996-07-23 Kabushiki Kaisha Toshiba MOS composite type semiconductor device
JP3256636B2 (ja) * 1994-09-15 2002-02-12 株式会社東芝 圧接型半導体装置
JP3588503B2 (ja) * 1995-06-20 2004-11-10 株式会社東芝 圧接型半導体装置
JP3352360B2 (ja) * 1996-07-19 2002-12-03 シャープ株式会社 電力制御素子
EP0927433B1 (de) * 1997-07-19 2005-11-16 Koninklijke Philips Electronics N.V. Halbleitervorrichtung -anordnung und -schaltungen
DE19839422A1 (de) * 1998-08-29 2000-03-02 Asea Brown Boveri Explosionsschutz für Halbleitermodule

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4402004A (en) * 1978-01-07 1983-08-30 Tokyo Shibaura Denki Kabushiki Kaisha High current press pack semiconductor device having a mesa structure
US4536469A (en) * 1981-11-23 1985-08-20 Raytheon Company Semiconductor structures and manufacturing methods
US4583111A (en) * 1983-09-09 1986-04-15 Fairchild Semiconductor Corporation Integrated circuit chip wiring arrangement providing reduced circuit inductance and controlled voltage gradients
US4709468A (en) * 1986-01-31 1987-12-01 Texas Instruments Incorporated Method for producing an integrated circuit product having a polyimide film interconnection structure
US4899208A (en) * 1987-12-17 1990-02-06 International Business Machines Corporation Power distribution for full wafer package
DE3802794A1 (de) * 1988-01-30 1989-08-10 Bosch Gmbh Robert Leistungstransistor
JPH0680818B2 (ja) * 1989-10-02 1994-10-12 株式会社東芝 電力用圧接型半導体装置

Also Published As

Publication number Publication date
JP3140555B2 (ja) 2001-03-05
US5250821A (en) 1993-10-05
DE69109468T2 (de) 1995-12-14
US5397745A (en) 1995-03-14
JPH05145012A (ja) 1993-06-11
EP0514615B1 (de) 1995-05-03
EP0514615A1 (de) 1992-11-25

Similar Documents

Publication Publication Date Title
DE69109468T2 (de) Elektronische Leistungsanordnung realisiert durch eine Reihe elementarer Halbleiterbauelemente in Parallelverbindung und verwandtes Herstellungsverfahren.
KR900015344A (ko) 단일의 집적회로칩에 고압 및 저압 cmos 트랜지스터를 형성하는 공정
DE69420327D1 (de) Halbleiter-Leistungsschaltung
DE69408556D1 (de) Elektronische Bauteile mit Dünnschicht-Schaltungselementen, die einen Sampling-Schaltkreis bilden
DE69220653T2 (de) Halbleiterleistungsmodul
DE69430829D1 (de) Mehrchipmodul und Herstellungsverfahren dafür
DE69001690T3 (de) Flexibilitätsverfahren in integrierten Vergasungs- und kombinierten Zykluskraftwerken.
DE69425344T2 (de) Halbleiterintegrierte Leistungsverstärkerschaltung
DE69132263D1 (de) In einem Verbundhalbleitersubstrat gefertigter integrierter E/D Schaltkreis
DE69127070D1 (de) Supraleitende Schaltkreis-Bauelemente mit metallischem Substrat und deren Herstellungsverfahren
DE69429979T2 (de) Halbleiterintegriertes Schaltungsbauelement
KR890015418A (ko) 반도체 집적회로와 그 제조방법
DE69124320T2 (de) Kraftanlage mit kombiniertem Kreislauf
DE68915050T2 (de) Chipfreigabe-Eingangsschaltung in einer Halbleiterspeicheranordnung.
KR900007287A (ko) 인쇄회로 및 그 제조공정
DE68914073D1 (de) Integrierte Speicherschaltung mit parallelem und seriellem Ein- und Ausgang.
KR900012360A (ko) 반도체 집적회로와 그 제조방법
DE59300799D1 (de) Leiterkarte für eine Leistungshalbleiter aufweisende Leistungselektronikschaltung.
DE58907001D1 (de) Schaltungsanordnung zur Temperaturüberwachung von in einem Halbleiterschaltkreis integrierten Leistungsschalttransistoren.
KR900007103A (ko) 반도체 집적회로와 그 제조방법
DE69130928D1 (de) Wärmeübertragungsplatte und integrierter Schaltungschip oder andere elektrische Baugruppen einschliesslich einer derartigen Platte
IT1120149B (it) Perfezionamento nelle strutture di dispositivi elettronici a semiconduttore e procedimento di fabbricazione
KR890018301U (ko) 전자 동조 튜너에 있어서의 국부발진 회로
DE69118219T2 (de) ECL-Schaltung in einem integrierten Halbleiterschaltkreis
DE69122203D1 (de) Ausgangseinheit in einem integrierten Halbleiterschaltkreis

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee