DE69031768T2 - Zweifachbus-Mikrorechneranordnung mit programmierbarer Sperrfunktionssteuerung - Google Patents

Zweifachbus-Mikrorechneranordnung mit programmierbarer Sperrfunktionssteuerung

Info

Publication number
DE69031768T2
DE69031768T2 DE69031768T DE69031768T DE69031768T2 DE 69031768 T2 DE69031768 T2 DE 69031768T2 DE 69031768 T DE69031768 T DE 69031768T DE 69031768 T DE69031768 T DE 69031768T DE 69031768 T2 DE69031768 T2 DE 69031768T2
Authority
DE
Germany
Prior art keywords
lock
input
dual bus
lock function
function control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69031768T
Other languages
English (en)
Other versions
DE69031768D1 (de
Inventor
Ralph M Begun
Patrick M Bland
Philip E Milling
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE69031768D1 publication Critical patent/DE69031768D1/de
Application granted granted Critical
Publication of DE69031768T2 publication Critical patent/DE69031768T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Elevator Control (AREA)
DE69031768T 1989-05-31 1990-05-16 Zweifachbus-Mikrorechneranordnung mit programmierbarer Sperrfunktionssteuerung Expired - Fee Related DE69031768T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/358,810 US5182809A (en) 1989-05-31 1989-05-31 Dual bus microcomputer system with programmable control of lock function

Publications (2)

Publication Number Publication Date
DE69031768D1 DE69031768D1 (de) 1998-01-15
DE69031768T2 true DE69031768T2 (de) 1998-06-25

Family

ID=23411134

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69031768T Expired - Fee Related DE69031768T2 (de) 1989-05-31 1990-05-16 Zweifachbus-Mikrorechneranordnung mit programmierbarer Sperrfunktionssteuerung

Country Status (14)

Country Link
US (1) US5182809A (de)
EP (1) EP0400840B1 (de)
JP (1) JPH0322056A (de)
KR (1) KR920008457B1 (de)
CN (1) CN1019237B (de)
AT (1) ATE160890T1 (de)
AU (1) AU616604B2 (de)
BR (1) BR9002554A (de)
CA (1) CA2016400C (de)
DE (1) DE69031768T2 (de)
ES (1) ES2112250T3 (de)
GB (1) GB9008144D0 (de)
NZ (1) NZ233538A (de)
SG (1) SG44431A1 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2026816A1 (en) * 1989-11-03 1991-05-04 Paul R. Culley Enhanced locked bus cycle control in a cache memory computer system
US5452463A (en) * 1990-05-25 1995-09-19 Dell Usa, L.P. Processor and cache controller interface lock jumper
US5430860A (en) * 1991-09-17 1995-07-04 International Business Machines Inc. Mechanism for efficiently releasing memory lock, after allowing completion of current atomic sequence
US5974508A (en) * 1992-07-31 1999-10-26 Fujitsu Limited Cache memory system and method for automatically locking cache entries to prevent selected memory items from being replaced
EP0598570B1 (de) * 1992-11-13 2000-01-19 National Semiconductor Corporation Mikroprozessor mit Adressbereichkonfigurationsystem und Verfahren zur Steuerung von Speichersystemoperationen mittels Adressbereichen
US5974473A (en) * 1996-06-14 1999-10-26 Texas Instruments Incorporated System for controlling insertion, locking, and removal of modules by removing plurality of device drivers for module to be removed from BIOS and informing BIOS of module removal
US6397295B1 (en) 1999-01-04 2002-05-28 Emc Corporation Cache mechanism for shared resources in a multibus data processing system
US6438655B1 (en) * 1999-04-20 2002-08-20 Lucent Technologies Inc. Method and memory cache for cache locking on bank-by-bank basis
CN101403904B (zh) * 2008-05-23 2010-12-15 东莞市启微电子有限公司 双向输入/输出的可编程控制器

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4357656A (en) * 1977-12-09 1982-11-02 Digital Equipment Corporation Method and apparatus for disabling and diagnosing cache memory storage locations
US4432050A (en) * 1978-10-02 1984-02-14 Honeywell Information Systems, Inc. Data processing system write protection mechanism
US4488217A (en) * 1979-03-12 1984-12-11 Digital Equipment Corporation Data processing system with lock-unlock instruction facility
US4394727A (en) * 1981-05-04 1983-07-19 International Business Machines Corporation Multi-processor task dispatching apparatus
US4435766A (en) * 1981-06-16 1984-03-06 International Business Machines Corporation Nested resource control using locking and unlocking routines with use counter for plural processes
US4590552A (en) * 1982-06-30 1986-05-20 Texas Instruments Incorporated Security bit for designating the security status of information stored in a nonvolatile memory
US4587609A (en) * 1983-07-01 1986-05-06 Honeywell Information Systems Inc. Lockout operation among asynchronous accessers of a shared computer system resource
JPS60107170A (ja) * 1983-11-15 1985-06-12 Nec Corp マルチプロセッサ制御方式
US4727486A (en) * 1986-05-02 1988-02-23 Honeywell Information Systems Inc. Hardware demand fetch cycle system interface
US4949239A (en) * 1987-05-01 1990-08-14 Digital Equipment Corporation System for implementing multiple lock indicators on synchronous pended bus in multiprocessor computer system
US4984153A (en) * 1988-04-27 1991-01-08 Unisys Corporation Storage locking control for a plurality of processors which share a common storage unit
US4959860A (en) * 1989-02-07 1990-09-25 Compaq Computer Corporation Power-on password functions for computer system
US5041962A (en) * 1989-04-14 1991-08-20 Dell Usa Corporation Computer system with means for regulating effective processing rates
CA2026816A1 (en) * 1989-11-03 1991-05-04 Paul R. Culley Enhanced locked bus cycle control in a cache memory computer system

Also Published As

Publication number Publication date
EP0400840A3 (de) 1992-08-05
SG44431A1 (en) 1997-12-19
AU616604B2 (en) 1991-10-31
JPH0322056A (ja) 1991-01-30
NZ233538A (en) 1992-06-25
KR920008457B1 (ko) 1992-09-30
ATE160890T1 (de) 1997-12-15
KR900018822A (ko) 1990-12-22
AU5506690A (en) 1990-12-06
CN1047742A (zh) 1990-12-12
DE69031768D1 (de) 1998-01-15
EP0400840B1 (de) 1997-12-03
BR9002554A (pt) 1991-08-13
CA2016400C (en) 1996-01-02
ES2112250T3 (es) 1998-04-01
EP0400840A2 (de) 1990-12-05
JPH0583936B2 (de) 1993-11-30
GB9008144D0 (en) 1990-06-06
US5182809A (en) 1993-01-26
CA2016400A1 (en) 1990-11-30
CN1019237B (zh) 1992-11-25

Similar Documents

Publication Publication Date Title
JPS6418312A (en) Four-state input/output control circuit
ATE179264T1 (de) Mehrfachbefehlsdecoder
DE69031768T2 (de) Zweifachbus-Mikrorechneranordnung mit programmierbarer Sperrfunktionssteuerung
SE8302113D0 (sv) Tendsystem med tillsatsfunktioner
KR910003898A (ko) 전원용 모놀리식집적회로
EP0104545A3 (de) Eingangs- und Ausgangsportsteuereinheit
CA2070285A1 (en) Input/output command issuing control system in data processing system
CA2000378A1 (en) Clock controlling unit capable of controlling supply of a clock signal in a computer system comprising arithmetic processors connected in series
JPS57187723A (en) Halt controller
JPS6455639A (en) Memory access controller
GB8814629D0 (en) Direct control facility for multiprocessor network
JPS5563423A (en) Data transfer system
JPS6450156A (en) Computer equipment for controlling automobile
TH5125B (th) ระบบไมโครคอมพิวเตอร์บัสคู่ พร้อมด้วยการควบคุมที่โปรแกรมได้ของฟังก์ชันล็อก
SU1691953A1 (ru) Логический элемент
TH16109A (th) ระบบไมโครคอมพิวเตอร์บัสคู่ พร้อมด้วยการควบคุมที่โปรแกรมได้ของฟังก์ชันล็อก
JPS6431248A (en) Control system for peripheral lsi
JPS6435633A (en) Interruption control system
JPS5474655A (en) System control unit
JPS57178529A (en) Key function switching system of electronic computer
JPS57192138A (en) Logical circuit providing power save function
JPS57143658A (en) Microcomputer compounding system
SU1701090A1 (ru) Трехстабильный счетный триггер
JPS56118152A (en) Control system for retrial
JPS57176415A (en) Sequence controller

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee