ES2112250T3 - Sistema de microordenador con enlace comun doble que tiene control programable de funcion de bloqueo - Google Patents

Sistema de microordenador con enlace comun doble que tiene control programable de funcion de bloqueo

Info

Publication number
ES2112250T3
ES2112250T3 ES90305297T ES90305297T ES2112250T3 ES 2112250 T3 ES2112250 T3 ES 2112250T3 ES 90305297 T ES90305297 T ES 90305297T ES 90305297 T ES90305297 T ES 90305297T ES 2112250 T3 ES2112250 T3 ES 2112250T3
Authority
ES
Spain
Prior art keywords
lock
microcomputer system
input
programmable control
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES90305297T
Other languages
English (en)
Inventor
Ralph M Begun
Patrick M Bland
Philip E Milling
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of ES2112250T3 publication Critical patent/ES2112250T3/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0888—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches using selective caching, e.g. bypass

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Elevator Control (AREA)

Abstract

UN SISTEMA DE MICROORDENADOR DE BUS DOBLE INCLUYENDO UN SUBSISTEMA CACHE DE RENDIMIENTO MEJORADO BAJO CIERTAS CIRCUNSTANCIAS QUE PERMITE EL CONTROL PROGRAMABLE SOBRE LA FUNCION LOCK. MAS ESPECIALMENTE, SE ACOPLA LOGICA ADICIONAL ENTRE LA SALIDA LOCK DE LA UNIDAD CENTRAL DE PROCESO Y LA ENTRADA LOCK DEL CONTROLADOR CACHE. UN BIT DE CONTROL DE UN PUERTO DE ENTRADA/SALIDA ES UNA SEGUNDA ENTRADA A LA LOGICA ADICIONAL. CON EL BIT DE CONTROL EN UN ESTADO, LA LOGICA PERMITE A LA ENTRADA LOCK SEGUIR A LA SALIDA LOCK. EN OTRO ESTADO DEL BIT DE CONTROL, LA ENTRADA LOCK SE DESACTIVA CON INDEPENDENCIA DEL ESTADO DE LA SALIDA LOCK.
ES90305297T 1989-05-31 1990-05-16 Sistema de microordenador con enlace comun doble que tiene control programable de funcion de bloqueo Expired - Lifetime ES2112250T3 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/358,810 US5182809A (en) 1989-05-31 1989-05-31 Dual bus microcomputer system with programmable control of lock function

Publications (1)

Publication Number Publication Date
ES2112250T3 true ES2112250T3 (es) 1998-04-01

Family

ID=23411134

Family Applications (1)

Application Number Title Priority Date Filing Date
ES90305297T Expired - Lifetime ES2112250T3 (es) 1989-05-31 1990-05-16 Sistema de microordenador con enlace comun doble que tiene control programable de funcion de bloqueo

Country Status (14)

Country Link
US (1) US5182809A (es)
EP (1) EP0400840B1 (es)
JP (1) JPH0322056A (es)
KR (1) KR920008457B1 (es)
CN (1) CN1019237B (es)
AT (1) ATE160890T1 (es)
AU (1) AU616604B2 (es)
BR (1) BR9002554A (es)
CA (1) CA2016400C (es)
DE (1) DE69031768T2 (es)
ES (1) ES2112250T3 (es)
GB (1) GB9008144D0 (es)
NZ (1) NZ233538A (es)
SG (1) SG44431A1 (es)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2026816A1 (en) * 1989-11-03 1991-05-04 Paul R. Culley Enhanced locked bus cycle control in a cache memory computer system
US5452463A (en) * 1990-05-25 1995-09-19 Dell Usa, L.P. Processor and cache controller interface lock jumper
US5430860A (en) * 1991-09-17 1995-07-04 International Business Machines Inc. Mechanism for efficiently releasing memory lock, after allowing completion of current atomic sequence
US5974508A (en) * 1992-07-31 1999-10-26 Fujitsu Limited Cache memory system and method for automatically locking cache entries to prevent selected memory items from being replaced
EP0598570B1 (en) * 1992-11-13 2000-01-19 National Semiconductor Corporation Microprocessor comprising region configuration system and method for controlling memory subsystem operations by address region
US5974473A (en) * 1996-06-14 1999-10-26 Texas Instruments Incorporated System for controlling insertion, locking, and removal of modules by removing plurality of device drivers for module to be removed from BIOS and informing BIOS of module removal
US6397295B1 (en) 1999-01-04 2002-05-28 Emc Corporation Cache mechanism for shared resources in a multibus data processing system
US6438655B1 (en) * 1999-04-20 2002-08-20 Lucent Technologies Inc. Method and memory cache for cache locking on bank-by-bank basis
CN101403904B (zh) * 2008-05-23 2010-12-15 东莞市启微电子有限公司 双向输入/输出的可编程控制器

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4357656A (en) * 1977-12-09 1982-11-02 Digital Equipment Corporation Method and apparatus for disabling and diagnosing cache memory storage locations
US4432050A (en) * 1978-10-02 1984-02-14 Honeywell Information Systems, Inc. Data processing system write protection mechanism
US4488217A (en) * 1979-03-12 1984-12-11 Digital Equipment Corporation Data processing system with lock-unlock instruction facility
US4394727A (en) * 1981-05-04 1983-07-19 International Business Machines Corporation Multi-processor task dispatching apparatus
US4435766A (en) * 1981-06-16 1984-03-06 International Business Machines Corporation Nested resource control using locking and unlocking routines with use counter for plural processes
US4590552A (en) * 1982-06-30 1986-05-20 Texas Instruments Incorporated Security bit for designating the security status of information stored in a nonvolatile memory
US4587609A (en) * 1983-07-01 1986-05-06 Honeywell Information Systems Inc. Lockout operation among asynchronous accessers of a shared computer system resource
JPS60107170A (ja) * 1983-11-15 1985-06-12 Nec Corp マルチプロセッサ制御方式
US4727486A (en) * 1986-05-02 1988-02-23 Honeywell Information Systems Inc. Hardware demand fetch cycle system interface
US4949239A (en) * 1987-05-01 1990-08-14 Digital Equipment Corporation System for implementing multiple lock indicators on synchronous pended bus in multiprocessor computer system
US4984153A (en) * 1988-04-27 1991-01-08 Unisys Corporation Storage locking control for a plurality of processors which share a common storage unit
US4959860A (en) * 1989-02-07 1990-09-25 Compaq Computer Corporation Power-on password functions for computer system
US5041962A (en) * 1989-04-14 1991-08-20 Dell Usa Corporation Computer system with means for regulating effective processing rates
CA2026816A1 (en) * 1989-11-03 1991-05-04 Paul R. Culley Enhanced locked bus cycle control in a cache memory computer system

Also Published As

Publication number Publication date
CN1047742A (zh) 1990-12-12
ATE160890T1 (de) 1997-12-15
KR920008457B1 (ko) 1992-09-30
NZ233538A (en) 1992-06-25
SG44431A1 (en) 1997-12-19
BR9002554A (pt) 1991-08-13
EP0400840A3 (en) 1992-08-05
AU616604B2 (en) 1991-10-31
JPH0583936B2 (es) 1993-11-30
DE69031768T2 (de) 1998-06-25
EP0400840A2 (en) 1990-12-05
AU5506690A (en) 1990-12-06
DE69031768D1 (de) 1998-01-15
EP0400840B1 (en) 1997-12-03
CN1019237B (zh) 1992-11-25
CA2016400C (en) 1996-01-02
JPH0322056A (ja) 1991-01-30
KR900018822A (ko) 1990-12-22
US5182809A (en) 1993-01-26
CA2016400A1 (en) 1990-11-30
GB9008144D0 (en) 1990-06-06

Similar Documents

Publication Publication Date Title
ES2112250T3 (es) Sistema de microordenador con enlace comun doble que tiene control programable de funcion de bloqueo
AR245833A1 (es) Una disposicion procesadora para proteger la copia de programas.
BR9813547A (pt) Sistema de isolamento de poço, válvula de isolamento e processo de sua operação
JPS6418312A (en) Four-state input/output control circuit
KR910003898A (ko) 전원용 모놀리식집적회로
KR970060511A (ko) 공통 버스상에서 공유메모리를 갖는 복수의 cpu를 사용하는 개스방전 레이저 제어 시스템
US5392879A (en) Electronic failure detection system
ES2132735T3 (es) Procedimiento para el control de procesos tecnicos.
MY107293A (en) Programmable interrupt controller.
EP0104545A3 (en) Input and output port control unit
SE8502274D0 (sv) Backventil
KR860009336A (ko) 프로그램 키이보오드 메카니즘
FI970180A (fi) Menetelmä ja järjestely sumean logiikan käyttämiseksi automaatiojärjestelmässä
JPS55157022A (en) Output circuit for microcomputer
JPS54142025A (en) Address system
KR920014037A (ko) 이중화 프로세서 시스팀의 입출력 장비 정합장치
KR910002696A (ko) 엘리베이터 운행 감시 제어회로
KR920001287A (ko) Plc의 내부 온도 감지방법
JPS57153353A (en) Debugging device for microcomputer
KR880006586A (ko) 프로그램어블 콘트롤러의 아날로그 입출력 모듈
JPS5498125A (en) Control storage unit of computer
JPS57143607A (en) Programming device with crt
KR900016869A (ko) 프로그래머블 콘트롤러 출력부의 오동작 보호회로
KR950020015A (ko) 피씨(pc)의 오동작방지 방법
JPS6476126A (en) Data processor

Legal Events

Date Code Title Description
FG2A Definitive protection

Ref document number: 400840

Country of ref document: ES