DE69018103D1 - Schaltung zur Einstellung der Phase. - Google Patents

Schaltung zur Einstellung der Phase.

Info

Publication number
DE69018103D1
DE69018103D1 DE69018103T DE69018103T DE69018103D1 DE 69018103 D1 DE69018103 D1 DE 69018103D1 DE 69018103 T DE69018103 T DE 69018103T DE 69018103 T DE69018103 T DE 69018103T DE 69018103 D1 DE69018103 D1 DE 69018103D1
Authority
DE
Germany
Prior art keywords
phase
setting
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69018103T
Other languages
English (en)
Other versions
DE69018103T2 (de
Inventor
Tsuguo Kato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE69018103D1 publication Critical patent/DE69018103D1/de
Publication of DE69018103T2 publication Critical patent/DE69018103T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0602—Systems characterised by the synchronising information used
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0688—Change of the master or reference, e.g. take-over or failure of the master

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
DE69018103T 1989-01-20 1990-01-19 Schaltung zur Einstellung der Phase. Expired - Fee Related DE69018103T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1009906A JPH02192337A (ja) 1989-01-20 1989-01-20 位相調整回路

Publications (2)

Publication Number Publication Date
DE69018103D1 true DE69018103D1 (de) 1995-05-04
DE69018103T2 DE69018103T2 (de) 1995-08-03

Family

ID=11733156

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69018103T Expired - Fee Related DE69018103T2 (de) 1989-01-20 1990-01-19 Schaltung zur Einstellung der Phase.

Country Status (5)

Country Link
US (1) US5051990A (de)
EP (1) EP0379384B1 (de)
JP (1) JPH02192337A (de)
CA (1) CA2008228C (de)
DE (1) DE69018103T2 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3120994B2 (ja) * 1990-05-11 2000-12-25 キヤノン株式会社 デジタル交換装置
JPH04175028A (ja) * 1990-07-23 1992-06-23 Fujitsu Ltd 多チャネル接続装置の伝送路インタフェース回路
US5163068A (en) * 1991-02-22 1992-11-10 El Amawy Ahmed Arbitrarily large clock networks with constant skew bound
JPH0548560A (ja) * 1991-08-16 1993-02-26 Fujitsu Ltd Ｐｃｍ伝送路におけるデータのフレーム遅延補正方式
US5522088A (en) * 1994-06-17 1996-05-28 International Business Machines Corporation Shared channel subsystem has a self timed interface using a received clock signal to individually phase align bits received from a parallel bus
US5513377A (en) * 1994-06-17 1996-04-30 International Business Machines Corporation Input-output element has self timed interface using a received clock signal to individually phase aligned bits received from a parallel bus
US5598442A (en) * 1994-06-17 1997-01-28 International Business Machines Corporation Self-timed parallel inter-system data communication channel
US6192482B1 (en) 1994-06-17 2001-02-20 International Business Machines Corporation Self-timed parallel data bus interface to direct storage devices
EP0687986A3 (de) * 1994-06-17 1996-02-14 Ibm Verfahren und Anordnung zur digitalen Datenübertragung in massiv-parallelen Systemen
US5832047A (en) * 1994-06-17 1998-11-03 International Business Machines Corporation Self timed interface
JP3203978B2 (ja) * 1994-07-25 2001-09-04 ソニー株式会社 データ送受信装置、データ受信装置及びデータ送信装置
JP3468592B2 (ja) * 1994-08-10 2003-11-17 富士通株式会社 クロック信号発生回路
KR0177733B1 (ko) * 1994-08-26 1999-05-15 정장호 데이타 전송장치의 클럭동기 회로
US5550875A (en) * 1994-12-29 1996-08-27 Unisys Corporation Apparatus and method for residual error clock skew bound, and clocking therewith
US20070268839A1 (en) * 2006-05-16 2007-11-22 Shane Keating Method and apparatus for autoconfiguring a high speed serial port

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3708783A (en) * 1971-06-18 1973-01-02 Ampex Interchannel time displacement correction method and apparatus
US3909541A (en) * 1974-03-11 1975-09-30 Bell Telephone Labor Inc Low-speed framing arrangement for a high-speed digital bitstream
DE2837214A1 (de) * 1978-08-25 1980-03-06 Siemens Ag Anordnung zum uebertragen von digitalen datensignalen
JPS5760754A (en) * 1980-09-27 1982-04-12 Fujitsu Ltd Synchronizing circuit
US4451917A (en) * 1981-01-15 1984-05-29 Lynch Communication Systems, Inc. Method and apparatus for pulse train synchronization in PCM transceivers
US4694472A (en) * 1982-04-26 1987-09-15 American Telephone And Telegraph Company Clock adjustment method and apparatus for synchronous data communications
US4805195A (en) * 1984-06-08 1989-02-14 Amdahl Corporation Selectable timing delay circuit
US4630286A (en) * 1984-10-10 1986-12-16 Paradyne Corporation Device for synchronization of multiple telephone circuits
FR2601534B1 (fr) * 1986-07-10 1993-07-30 Cit Alcatel Procede et dispositif de calage en phase de trains numeriques synchrones
US4805196A (en) * 1987-04-29 1989-02-14 Gte Laboratories Incorporated Line delay compensation for digital transmission systems utilizing low power line drivers

Also Published As

Publication number Publication date
EP0379384A3 (de) 1991-11-06
EP0379384A2 (de) 1990-07-25
CA2008228C (en) 1995-01-31
JPH02192337A (ja) 1990-07-30
DE69018103T2 (de) 1995-08-03
EP0379384B1 (de) 1995-03-29
CA2008228A1 (en) 1990-07-20
US5051990A (en) 1991-09-24

Similar Documents

Publication Publication Date Title
NO903190L (no) Fremgangsmaate for klorering av sukrose-b-estere.
DE3789637T2 (de) Gerät zur Einstellung der Programmart.
DE59009672D1 (de) Schaltungsanordnung zur Frequenzumsetzung.
DE69022652D1 (de) Schaltung zur Phasenanpassung.
DE3850793D1 (de) Phasenkomparatorschaltung.
FI901666A0 (fi) Anordning foer behandling av byggdelar med en gripanordning.
DE69021745T2 (de) Schaltung zur Prüfbarkeit.
DE59003933D1 (de) Bauelement.
DE58908860D1 (de) Schaltungsanordnung zur Nachlaufsynchronisation.
DE69017601T2 (de) Schaltungsanordnung.
DE69018103D1 (de) Schaltung zur Einstellung der Phase.
DE69008464T2 (de) Schaltungsanordnung.
DE59007916D1 (de) Phasenvergleichsschaltung.
DE69009218T2 (de) Speiseschaltung.
DE69016235T2 (de) Hochtemperaturbauteil.
DE69012415D1 (de) Integrator-Schaltung.
DE69017367T2 (de) Schaltung zur Prüfbarkeit.
NO901832D0 (no) Fremgangsmaate for fremstilling av polyketon.
DE59009679D1 (de) Baugruppenträger.
DE68903422D1 (de) Schaltung zur regelung der rastergroesse.
FI902336A0 (fi) Anordning foer framstaellning av en fristaoende kiselkristall.
DE69018587D1 (de) Steuerschaltung.
FR2647984B1 (fr) Circuit dephaseur ameliore
DE58906111D1 (de) Oszillatorschaltung.
DE3778729D1 (de) Schaltung zur ermittlung der phase.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee