DE69014421D1 - Methode zur Erzeugung einer isolierten Schicht. - Google Patents

Methode zur Erzeugung einer isolierten Schicht.

Info

Publication number
DE69014421D1
DE69014421D1 DE69014421T DE69014421T DE69014421D1 DE 69014421 D1 DE69014421 D1 DE 69014421D1 DE 69014421 T DE69014421 T DE 69014421T DE 69014421 T DE69014421 T DE 69014421T DE 69014421 D1 DE69014421 D1 DE 69014421D1
Authority
DE
Germany
Prior art keywords
creating
isolated layer
isolated
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69014421T
Other languages
English (en)
Other versions
DE69014421T2 (de
Inventor
Hisashi Fukuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Publication of DE69014421D1 publication Critical patent/DE69014421D1/de
Application granted granted Critical
Publication of DE69014421T2 publication Critical patent/DE69014421T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02043Cleaning before device manufacture, i.e. Begin-Of-Line process
    • H01L21/02046Dry cleaning only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/0223Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
    • H01L21/02233Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
    • H01L21/02236Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
    • H01L21/02238Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02255Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02296Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02299Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
    • H01L21/02312Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02296Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02356Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment to change the morphology of the insulating layer, e.g. transformation of an amorphous layer into a crystalline layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314Inorganic layers
    • H01L21/316Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/3165Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation
    • H01L21/31654Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself
    • H01L21/31658Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself by thermal oxidation, e.g. of SiGe
    • H01L21/31662Inorganic layers composed of oxides or glassy oxides or oxide based glass formed by oxidation of semiconductor materials, e.g. the body itself by thermal oxidation, e.g. of SiGe of silicon in uncombined form
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Formation Of Insulating Films (AREA)
DE69014421T 1989-05-18 1990-05-07 Methode zur Erzeugung einer isolierten Schicht. Expired - Fee Related DE69014421T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1125420A JPH02303131A (ja) 1989-05-18 1989-05-18 絶縁膜形成方法

Publications (2)

Publication Number Publication Date
DE69014421D1 true DE69014421D1 (de) 1995-01-12
DE69014421T2 DE69014421T2 (de) 1995-06-22

Family

ID=14909665

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69014421T Expired - Fee Related DE69014421T2 (de) 1989-05-18 1990-05-07 Methode zur Erzeugung einer isolierten Schicht.

Country Status (5)

Country Link
US (1) US5009926A (de)
EP (1) EP0402617B1 (de)
JP (1) JPH02303131A (de)
KR (1) KR900019144A (de)
DE (1) DE69014421T2 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2613498B2 (ja) * 1991-03-15 1997-05-28 信越半導体株式会社 Si単結晶ウエーハの熱処理方法
US5203631A (en) * 1991-10-18 1993-04-20 Varian Associates, Inc. Narrow spectral band pyrometry
US5279850A (en) * 1992-07-15 1994-01-18 Harris Corporation Gas phase chemical reduction of metallic branding layer of electronic circuit package for deposition of branding ink
JPH0684925A (ja) * 1992-07-17 1994-03-25 Toshiba Corp 半導体基板およびその処理方法
AU3859995A (en) * 1994-09-28 1996-04-19 Midwest Research Institute Application of optical processing for growth of silicon dioxide
US5462012A (en) * 1994-11-29 1995-10-31 At&T Corp. Substrates and methods for gas phase deposition of semiconductors and other materials
WO1996033510A1 (en) * 1995-04-21 1996-10-24 International Business Machines Corporation PROCESS FOR THE CREATION OF A THERMAL SiO2 LAYER WITH EXTREMELY UNIFORM LAYER THICKNESS
KR100239405B1 (ko) * 1996-10-24 2000-01-15 김영환 반도체 제조장치
US5849643A (en) * 1997-05-23 1998-12-15 Advanced Micro Devices, Inc. Gate oxidation technique for deep sub quarter micron transistors
JP4521889B2 (ja) * 1998-04-23 2010-08-11 株式会社日立国際電気 基板処理装置
JPH11307526A (ja) * 1998-04-24 1999-11-05 Nec Corp 酸化膜の作製方法
US6303524B1 (en) * 2001-02-20 2001-10-16 Mattson Thermal Products Inc. High temperature short time curing of low dielectric constant materials using rapid thermal processing techniques
KR20040052468A (ko) * 2001-11-12 2004-06-23 소니 가부시끼 가이샤 레이저 어닐 장치 및 박막 트랜지스터의 제조 방법
US6852645B2 (en) * 2003-02-13 2005-02-08 Texas Instruments Incorporated High temperature interface layer growth for high-k gate dielectric
JP4647499B2 (ja) * 2003-12-18 2011-03-09 東京エレクトロン株式会社 成膜方法およびコンピュータ可読記録媒体
US7727828B2 (en) * 2005-10-20 2010-06-01 Applied Materials, Inc. Method for fabricating a gate dielectric of a field effect transistor
US7888217B2 (en) * 2005-10-20 2011-02-15 Applied Materials, Inc. Method for fabricating a gate dielectric of a field effect transistor
JP5479304B2 (ja) * 2010-11-10 2014-04-23 信越半導体株式会社 シリコン単結晶ウェーハの熱酸化膜形成方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3206376A1 (de) * 1982-02-22 1983-09-01 Siemens AG, 1000 Berlin und 8000 München Verfahren zur herstellung von siliziumoxidschichten
ES2152205T3 (es) * 1986-06-18 2001-02-01 At & T Corp Metodo para fabricar dispositivos que incluyen una zona interfacial semiconductor/dielectrico.
JPH01134932A (ja) * 1987-11-19 1989-05-26 Oki Electric Ind Co Ltd 基板清浄化方法及び基板清浄化装置

Also Published As

Publication number Publication date
EP0402617B1 (de) 1994-11-30
JPH02303131A (ja) 1990-12-17
EP0402617A1 (de) 1990-12-19
DE69014421T2 (de) 1995-06-22
US5009926A (en) 1991-04-23
KR900019144A (ko) 1990-12-24

Similar Documents

Publication Publication Date Title
DE69014421D1 (de) Methode zur Erzeugung einer isolierten Schicht.
DE69022082T2 (de) Methode zum Ätzen einer organischen Schicht.
DE3686125D1 (de) Verfahren zur herstellung einer integrierten schaltung.
DE3485616D1 (de) Verfahren zur herstellung von halogen enthaltenden polyathern
DE68907783D1 (de) Verfahren zur herstellung von fluorierten aethern.
DE3770873D1 (de) Verfahren zur herstellung mesophaser peche.
DE68905556D1 (de) Verfahren zur herstellung einer transparenten schicht.
DE3483501D1 (de) Verfahren zur herstellung von keramischen koerpern.
DE3765836D1 (de) Verfahren zur herstellung mesophaser peche.
DE68907795D1 (de) Verfahren zur herstellung von bisphenolen.
DE3581919D1 (de) Verfahren zur herstellung von halbleiterbauelementen mit einer sauerstoff enthaltenden polykristallinen siliciumschicht.
DE68912039T2 (de) Verfahren zur Herstellung von Bisphenolen.
DE69022890T2 (de) Verfahren zur Herstellung einer heteroepitaxialen Struktur.
DE3861189D1 (de) Verfahren zur herstellung von polysilazanen.
DE69014799T2 (de) Methode zur Verhinderung einer Partikel-Verunreinigung.
DE233581T1 (de) Verfahren zur herstellung von l-threonin oder l-isoleucin.
DE3884478D1 (de) Verfahren zur herstellung von alpha-beta-substituierten acroleinen.
DE3768372D1 (de) Verfahren zur herstellung von aethylenoxid.
DE3854400D1 (de) Verfahren zur herstellung von supraleitenden oxyden.
DE69109879T2 (de) Verfahren zur Herstellung von Bisphenolen.
DE69323859T2 (de) Verfahren zur Herstellung einer isolierten Schicht
DE3685732D1 (de) Verfahren zur herstellung einer monokristallinen duennen schicht.
DE3882842T2 (de) Methode zur Herstellung von Cineolen.
DE69013965T2 (de) Methode zur Bildung einer dünnen Halbleiterschicht.
DE69004148D1 (de) Verfahren zur Herstellung einer oxydsupraleitenden Schicht.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee