DE60332241D1 - Verfahren zur vergrösserung der fläche einer nutzschicht eines auf eine stütze übertragenen materials - Google Patents

Verfahren zur vergrösserung der fläche einer nutzschicht eines auf eine stütze übertragenen materials

Info

Publication number
DE60332241D1
DE60332241D1 DE60332241T DE60332241T DE60332241D1 DE 60332241 D1 DE60332241 D1 DE 60332241D1 DE 60332241 T DE60332241 T DE 60332241T DE 60332241 T DE60332241 T DE 60332241T DE 60332241 D1 DE60332241 D1 DE 60332241D1
Authority
DE
Germany
Prior art keywords
outline
substrate
flat
zone
increasing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60332241T
Other languages
English (en)
Inventor
Christophe Maleville
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from FR0209020A external-priority patent/FR2842649B1/fr
Application filed by Soitec SA filed Critical Soitec SA
Application granted granted Critical
Publication of DE60332241D1 publication Critical patent/DE60332241D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76259Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along a porous layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Recrystallisation Techniques (AREA)
  • Element Separation (AREA)
  • Laminated Bodies (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Manipulator (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Coating Apparatus (AREA)
DE60332241T 2002-07-17 2003-07-16 Verfahren zur vergrösserung der fläche einer nutzschicht eines auf eine stütze übertragenen materials Expired - Lifetime DE60332241D1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR0209020A FR2842649B1 (fr) 2002-07-17 2002-07-17 Procede d'augmentation de l'aire d'une couche utile de materiau reportee sur un support
US47313703P 2003-05-27 2003-05-27
PCT/EP2003/007856 WO2004025722A1 (en) 2002-07-17 2003-07-16 A method of increasing the area of a useful layer of material transferred onto a support

Publications (1)

Publication Number Publication Date
DE60332241D1 true DE60332241D1 (de) 2010-06-02

Family

ID=31995626

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60332241T Expired - Lifetime DE60332241D1 (de) 2002-07-17 2003-07-16 Verfahren zur vergrösserung der fläche einer nutzschicht eines auf eine stütze übertragenen materials

Country Status (7)

Country Link
EP (1) EP1522098B1 (de)
JP (1) JP4652053B2 (de)
AT (1) ATE465513T1 (de)
AU (1) AU2003246719A1 (de)
DE (1) DE60332241D1 (de)
TW (1) TWI266381B (de)
WO (1) WO2004025722A1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4531694B2 (ja) * 2002-07-17 2010-08-25 エス.オー.アイ.テック、シリコン、オン、インシュレター、テクノロジーズ 支持体に転移する材料から成る有用な層の面積を拡大する方法
JP5339166B2 (ja) * 2008-10-27 2013-11-13 チョ,マンス 水洗い可能なシルク素材の柔軟剤処理方法
CN106847739B (zh) * 2015-12-04 2018-08-31 上海新微技术研发中心有限公司 一种绝缘体上硅材料的制造方法
TWI668739B (zh) * 2018-04-03 2019-08-11 環球晶圓股份有限公司 磊晶基板及其製造方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0636413B2 (ja) * 1990-03-29 1994-05-11 信越半導体株式会社 半導体素子形成用基板の製造方法
JP2825048B2 (ja) * 1992-08-10 1998-11-18 信越半導体株式会社 半導体シリコン基板
JP3542521B2 (ja) * 1999-06-08 2004-07-14 キヤノン株式会社 半導体基体及び太陽電池の製造方法と陽極化成装置
US6664169B1 (en) * 1999-06-08 2003-12-16 Canon Kabushiki Kaisha Process for producing semiconductor member, process for producing solar cell, and anodizing apparatus
EP1189266B1 (de) * 2000-03-29 2017-04-05 Shin-Etsu Handotai Co., Ltd. Methode zur herstellung einer siliziumhalbleiterscheibe und einer soi-scheibe soiwe soi-scheibe
JP4846915B2 (ja) * 2000-03-29 2011-12-28 信越半導体株式会社 貼り合わせウェーハの製造方法
JP2001284622A (ja) * 2000-03-31 2001-10-12 Canon Inc 半導体部材の製造方法及び太陽電池の製造方法

Also Published As

Publication number Publication date
AU2003246719A1 (en) 2004-04-30
WO2004025722A1 (en) 2004-03-25
JP2005533394A (ja) 2005-11-04
TWI266381B (en) 2006-11-11
ATE465513T1 (de) 2010-05-15
TW200423294A (en) 2004-11-01
JP4652053B2 (ja) 2011-03-16
EP1522098A1 (de) 2005-04-13
EP1522098B1 (de) 2010-04-21

Similar Documents

Publication Publication Date Title
EP1122584A3 (de) Herstellungsverfahren eines Flüssigkristallanzeigesubstrats
WO2004109408A3 (de) Etikettenbogen
ATE531077T1 (de) Belastungsfreies zusammengesetztes substrat und verfahren zur herstellung eines solchen zusammengesetzten substrats
DE69808903D1 (de) Verfahren zur herstellung eines mehrschichtwerkstoffes und ein mehrschichtwerkstoff der mit diesem verfahren herzustellen ist
EP0977254A3 (de) Schmelzklebfolie zum Halten und Schützen eines halbleitenden Substrats und Verfahren zur Aufbringung
DE60127402D1 (de) Verfahren zur herstellung von substraten und dadurch hergestellte substrate
DE50107823D1 (de) Bauteil sowie Verfahren zur Herstellung eines solchen Bauteils
DK0418951T3 (da) Trykfølsom klæbefastgøring og fremgangsmåde til fremstilling heraf
WO2003021067A3 (en) Masking glass
DE59409835D1 (de) Metallsubstrate mit laserinduzierter MMC-Beschichtung
MY133023A (en) Process for joining two solid bodies and the resulting structural element
AR044598A1 (es) Sistema de pelicula de sujecion y conjunto que comprende un sistema de pelicula de sujecion y un substrato. metodo de preparacion y articulo absorbente
BRPI9913444B8 (pt) suporte em forma de película para uma substância ativa.
DE60332241D1 (de) Verfahren zur vergrösserung der fläche einer nutzschicht eines auf eine stütze übertragenen materials
DE60213027D1 (de) Klebegegenstand und Verfahren zur Herstellung eines solchen Gegenstandes
DE60214202D1 (de) Verfahren zum kleben von substraten unter verwendung einer uv-aktivierbaren klebfolie, sowie eine uv- bestrahlungsvorrichtung.
IT8367283A0 (it) Procedimento per fare aderire uno strato gommoso ad un substrato a scopo di rivestimento riparazione giunzione e simili
DE50212836D1 (de) Hartstoffbeschichtetes bauteil mit zwischenschicht zur verbesserung der haftfestigkeit der beschichtung
AU2003241589A1 (en) Processes for forming dental materials
FI940722A0 (fi) Menetelmä ja laite toisiinsa sitomalla liitettävien substraattien pinoamiseksi
DE60335388D1 (de) Verfahren zur vergrösserung der fläche einer nützlichen materialschicht, die auf einen träger übertragen wird
DE60334300D1 (de) Verfahren zur glättung des umrisses einer auf ein stützsubstrat übertragenen nutschicht
DE59915153D1 (de) Verbundmaterialeinheiten mit transponder
ES2114863T3 (es) Material compuesto, su procedimiento de fabricacion y su utilizacion.
ATE408590T1 (de) Verfahren zur beschichtung und verfahren zur verbindung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
R082 Change of representative

Ref document number: 1522098

Country of ref document: EP

Representative=s name: SAMSON & PARTNER, PATENTANWAELTE, DE

R081 Change of applicant/patentee

Ref document number: 1522098

Country of ref document: EP

Owner name: SOITEC, FR

Free format text: FORMER OWNER: S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIES S.A., BERNIN, FR

Effective date: 20120905

R082 Change of representative

Ref document number: 1522098

Country of ref document: EP

Representative=s name: SAMSON & PARTNER, PATENTANWAELTE, DE

Effective date: 20120905