DE60323144D1 - Stromumlenkschema für einen seriell programmierten mram - Google Patents
Stromumlenkschema für einen seriell programmierten mramInfo
- Publication number
- DE60323144D1 DE60323144D1 DE60323144T DE60323144T DE60323144D1 DE 60323144 D1 DE60323144 D1 DE 60323144D1 DE 60323144 T DE60323144 T DE 60323144T DE 60323144 T DE60323144 T DE 60323144T DE 60323144 D1 DE60323144 D1 DE 60323144D1
- Authority
- DE
- Germany
- Prior art keywords
- serial
- structure scheme
- mram
- programmed
- programmed mram
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
- G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
- H10B61/20—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
- H10B61/22—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors of the field-effect transistor [FET] type
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/10—Magnetoresistive devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
- Mram Or Spin Memory Techniques (AREA)
- Hall/Mr Elements (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| EP02079956 | 2002-11-27 | ||
| PCT/IB2003/004868 WO2004049342A2 (en) | 2002-11-27 | 2003-10-29 | Current re-routing scheme for serial-programmed mram |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE60323144D1 true DE60323144D1 (de) | 2008-10-02 |
Family
ID=32338117
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE60323144T Expired - Lifetime DE60323144D1 (de) | 2002-11-27 | 2003-10-29 | Stromumlenkschema für einen seriell programmierten mram |
Country Status (10)
| Country | Link |
|---|---|
| US (1) | US7986548B2 (de) |
| EP (1) | EP1573744B1 (de) |
| JP (1) | JP2006508484A (de) |
| KR (1) | KR20050086981A (de) |
| CN (1) | CN1717742B (de) |
| AT (1) | ATE405932T1 (de) |
| AU (1) | AU2003274523A1 (de) |
| DE (1) | DE60323144D1 (de) |
| TW (1) | TW200428386A (de) |
| WO (1) | WO2004049342A2 (de) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101493868B1 (ko) | 2008-07-10 | 2015-02-17 | 삼성전자주식회사 | 자기 메모리 소자의 구동 방법 |
| FR2963152B1 (fr) * | 2010-07-26 | 2013-03-29 | Centre Nat Rech Scient | Element de memoire magnetique |
| CN104134455B (zh) * | 2014-07-17 | 2017-04-19 | 北京航空航天大学 | 一种磁逻辑器件的并联编程电路 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5894447A (en) * | 1996-09-26 | 1999-04-13 | Kabushiki Kaisha Toshiba | Semiconductor memory device including a particular memory cell block structure |
| TW411471B (en) * | 1997-09-17 | 2000-11-11 | Siemens Ag | Memory-cell device |
| US6034887A (en) * | 1998-08-05 | 2000-03-07 | International Business Machines Corporation | Non-volatile magnetic memory cell and devices |
| JP2002269968A (ja) * | 2001-03-13 | 2002-09-20 | Canon Inc | 強磁性体メモリの情報再生方法 |
-
2003
- 2003-10-29 AU AU2003274523A patent/AU2003274523A1/en not_active Abandoned
- 2003-10-29 KR KR1020057009551A patent/KR20050086981A/ko not_active Application Discontinuation
- 2003-10-29 EP EP03758498A patent/EP1573744B1/de not_active Expired - Lifetime
- 2003-10-29 CN CN2003801042463A patent/CN1717742B/zh not_active Expired - Fee Related
- 2003-10-29 US US10/536,271 patent/US7986548B2/en active Active
- 2003-10-29 JP JP2004554730A patent/JP2006508484A/ja active Pending
- 2003-10-29 WO PCT/IB2003/004868 patent/WO2004049342A2/en active IP Right Grant
- 2003-10-29 DE DE60323144T patent/DE60323144D1/de not_active Expired - Lifetime
- 2003-10-29 AT AT03758498T patent/ATE405932T1/de not_active IP Right Cessation
- 2003-11-24 TW TW092132917A patent/TW200428386A/zh unknown
Also Published As
| Publication number | Publication date |
|---|---|
| EP1573744A2 (de) | 2005-09-14 |
| AU2003274523A1 (en) | 2004-06-18 |
| ATE405932T1 (de) | 2008-09-15 |
| JP2006508484A (ja) | 2006-03-09 |
| CN1717742A (zh) | 2006-01-04 |
| CN1717742B (zh) | 2012-06-13 |
| US7986548B2 (en) | 2011-07-26 |
| EP1573744B1 (de) | 2008-08-20 |
| WO2004049342A2 (en) | 2004-06-10 |
| WO2004049342A3 (en) | 2005-01-13 |
| TW200428386A (en) | 2004-12-16 |
| KR20050086981A (ko) | 2005-08-30 |
| US20060023489A1 (en) | 2006-02-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE602005004831D1 (de) | Magnetische Multibit-Speicherzellenvorrichtung mit wahlfreiem Zugriff | |
| DE60300379D1 (de) | Magnetisches Logikelement, magnetisches Speicherelement und Aufreihungen derselben | |
| TW200721191A (en) | Minimizing adjacent wordline disturb in a memory device | |
| DE50308471D1 (de) | Wort- und bitleitungsanordnung für einen finfet- halbleiterspeicher | |
| DE60217591D1 (de) | Speicher-Steuerung für Mehrpegel-Speicherzelle | |
| TW200723275A (en) | Nonvolatile memory device | |
| TW200715290A (en) | Systems and methods for programming a memory device | |
| TW200710856A (en) | Memory device, memory array segment, and method of programming a memory cell | |
| TW200638422A (en) | Magnetic random access memory device | |
| TW200707189A (en) | Memory block erasing in a flash memory device | |
| DE60300477D1 (de) | Nichtflüchtige Speichervorrichtung mit vertikalen Nanoröhren | |
| TW200701234A (en) | Program control circuit of flash memory device having mlc and method thereof | |
| ATE426898T1 (de) | Mram-architektur fur niedrige stromaufnahme und hohe selektivitat | |
| DE60205569D1 (de) | MRAM mit gestapelten Speicherzellen | |
| TW200520209A (en) | Nonvolatile semiconductor memory | |
| GB2445496A (en) | Method of manufacturing a limited use data storing device | |
| DE60301119D1 (de) | Nichtflüchtige SRAM Speicherzelle | |
| TW200727295A (en) | A structure and method for a magnetic memory device with proximity writing | |
| DE60322113D1 (de) | Mram-speicher mit magnetischen schreibleitungen | |
| DE60323801D1 (de) | Magnetische Speicheranordnung, Herstellungsverfahren und Schreib/Leseverfahren | |
| WO2005017907A3 (en) | Read bias scheme for phase change memories | |
| AU2003218166A8 (en) | Mapping data masks in hardware by controller programming | |
| DE60230592D1 (de) | Selbstreparaturverfahren für nichtflüchtige Speicheranordnung mit Lösch-/Programmierfehlerdetektion, und nichtflüchtige Speicheranordnung dafür | |
| DE602004016515D1 (de) | Am einsatzort programmierbares gate-array für einen flash- bzw. dynamischen direktzugriffsspeicher | |
| DE60323144D1 (de) | Stromumlenkschema für einen seriell programmierten mram |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition |