DE602007010813D1 - Reduktion von programmstörungen in einem nichtflüchtigen speicher mit frühem quellenseitigem boosting - Google Patents

Reduktion von programmstörungen in einem nichtflüchtigen speicher mit frühem quellenseitigem boosting

Info

Publication number
DE602007010813D1
DE602007010813D1 DE602007010813T DE602007010813T DE602007010813D1 DE 602007010813 D1 DE602007010813 D1 DE 602007010813D1 DE 602007010813 T DE602007010813 T DE 602007010813T DE 602007010813 T DE602007010813 T DE 602007010813T DE 602007010813 D1 DE602007010813 D1 DE 602007010813D1
Authority
DE
Germany
Prior art keywords
word line
boosting
boost mode
drain side
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602007010813T
Other languages
English (en)
Inventor
Yingda Dong
Jeffrey W Lutze
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SanDisk Corp
Original Assignee
SanDisk Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/609,804 external-priority patent/US7623386B2/en
Priority claimed from US11/609,813 external-priority patent/US7623387B2/en
Application filed by SanDisk Corp filed Critical SanDisk Corp
Publication of DE602007010813D1 publication Critical patent/DE602007010813D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5628—Programming or writing circuits; Data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/08—Address circuits; Decoders; Word-line control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/12—Programming voltage switching circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
    • G11C16/3427—Circuits or methods to prevent or reduce disturbance of the state of a memory cell when neighbouring cells are read or written

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Read Only Memory (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
  • Storage Device Security (AREA)
  • Stored Programmes (AREA)
DE602007010813T 2006-12-12 2007-12-10 Reduktion von programmstörungen in einem nichtflüchtigen speicher mit frühem quellenseitigem boosting Active DE602007010813D1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/609,804 US7623386B2 (en) 2006-12-12 2006-12-12 Reducing program disturb in non-volatile storage using early source-side boosting
US11/609,813 US7623387B2 (en) 2006-12-12 2006-12-12 Non-volatile storage with early source-side boosting for reducing program disturb
PCT/US2007/086981 WO2008073892A2 (en) 2006-12-12 2007-12-10 Reducing program disturb in non-volatile storage using early source-side boosting

Publications (1)

Publication Number Publication Date
DE602007010813D1 true DE602007010813D1 (de) 2011-01-05

Family

ID=39410112

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602007010813T Active DE602007010813D1 (de) 2006-12-12 2007-12-10 Reduktion von programmstörungen in einem nichtflüchtigen speicher mit frühem quellenseitigem boosting

Country Status (7)

Country Link
EP (1) EP2078302B1 (de)
JP (1) JP5134007B2 (de)
KR (1) KR101079350B1 (de)
AT (1) ATE489708T1 (de)
DE (1) DE602007010813D1 (de)
TW (1) TWI357604B (de)
WO (1) WO2008073892A2 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5522682B2 (ja) * 2010-07-06 2014-06-18 ウィンボンド エレクトロニクス コーポレーション 半導体メモリ
KR102022030B1 (ko) * 2013-02-21 2019-09-18 에스케이하이닉스 주식회사 반도체 메모리 장치 및 그것의 쓰기 방법
KR102653242B1 (ko) 2015-06-05 2024-04-02 에스케이하이닉스 주식회사 비휘발성 메모리의 프로그램 방법 및 컨트롤러
KR102572610B1 (ko) 2016-05-17 2023-09-01 에스케이하이닉스 주식회사 반도체 메모리 장치 및 이의 동작 방법
US9640273B1 (en) * 2016-08-25 2017-05-02 Sandisk Technologies Llc Mitigating hot electron program disturb
KR102656828B1 (ko) 2017-01-05 2024-04-18 에스케이하이닉스 주식회사 메모리 장치 및 이의 동작 방법
US10283202B1 (en) * 2017-11-16 2019-05-07 Sandisk Technologies Llc Reducing disturbs with delayed ramp up of selected word line voltage after pre-charge during programming

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5522580A (en) 1988-06-14 1996-06-04 Basf Corporation Removing stains from fixed items
KR960002006B1 (ko) 1991-03-12 1996-02-09 가부시끼가이샤 도시바 2개의 기준 레벨을 사용하는 기록 검증 제어기를 갖는 전기적으로 소거 가능하고 프로그램 가능한 불휘발성 메모리 장치
US5555204A (en) 1993-06-29 1996-09-10 Kabushiki Kaisha Toshiba Non-volatile semiconductor memory device
KR0169267B1 (ko) 1993-09-21 1999-02-01 사토 후미오 불휘발성 반도체 기억장치
KR100272037B1 (ko) 1997-02-27 2000-12-01 니시무로 타이죠 불휘발성 반도체 기억 장치
JP3810985B2 (ja) * 2000-05-22 2006-08-16 株式会社東芝 不揮発性半導体メモリ
US6859397B2 (en) * 2003-03-05 2005-02-22 Sandisk Corporation Source side self boosting technique for non-volatile memory
US6917542B2 (en) 2003-07-29 2005-07-12 Sandisk Corporation Detecting over programmed memory
US7170793B2 (en) * 2004-04-13 2007-01-30 Sandisk Corporation Programming inhibit for non-volatile memory
JP4405405B2 (ja) * 2004-04-15 2010-01-27 株式会社東芝 不揮発性半導体記憶装置

Also Published As

Publication number Publication date
WO2008073892A3 (en) 2008-07-31
KR20090101227A (ko) 2009-09-24
EP2078302B1 (de) 2010-11-24
WO2008073892A2 (en) 2008-06-19
TW200837764A (en) 2008-09-16
KR101079350B1 (ko) 2011-11-04
TWI357604B (en) 2012-02-01
ATE489708T1 (de) 2010-12-15
JP5134007B2 (ja) 2013-01-30
JP2010512610A (ja) 2010-04-22
EP2078302A2 (de) 2009-07-15

Similar Documents

Publication Publication Date Title
WO2007089370A3 (en) Self-boosting method for flash memory cells
WO2014074408A3 (en) 3d nand stacked non-volatile storage programming to conductive state
CN101388250B (zh) 闪存装置的编程方法
ATE493735T1 (de) Nand-flash-speicher, der programmstörungen mit einer selbstverstärkenden technik vermeidet
DE602007010813D1 (de) Reduktion von programmstörungen in einem nichtflüchtigen speicher mit frühem quellenseitigem boosting
TW200608398A (en) Self-boosting system for flash memory cells
TW200612433A (en) Programming inhibit for non-volatile memory
TW200623136A (en) Concurrent programming of non-volatile memory
US8891314B2 (en) Semiconductor memory device and operating method thereof
TW200739890A (en) Method and apparatus for programming non-volatile memory with reduced program disturb using modified pass voltages
TW200721191A (en) Minimizing adjacent wordline disturb in a memory device
TW200802384A (en) Method of programming and erasing a P-channel BE-SONOS nand flash memory
US9779817B2 (en) Boosting channels of memory cells to reduce program disturb
JP2012059333A (ja) 不揮発性半導体メモリ
WO2010030110A3 (en) Nand flash memory of using common p-well and method of operating the same
TW200625333A (en) Boosting to control programming of non-volatile memory
US7952931B2 (en) Nonvolatile semiconductor memory device which realizes “1” write operation by boosting channel potential
KR20130045730A (ko) 비휘발성 메모리 장치, 이를 위한 고전압 발생 회로 및 프로그램 방법
US9224484B2 (en) Nonvolatile semiconductor memory device
KR102064514B1 (ko) 반도체 메모리 장치의 동작 방법
US8520439B2 (en) Memory array and method for programming memory array
US9761319B1 (en) Reading method for preventing read disturbance and memory using the same
US9472287B2 (en) Local self-boost using a plurality of cut-off cells on a single side of a string of memory cells
CN105788633B (zh) 快闪存储器、存储器模块、处理系统以及处理方法
WO2008039667A3 (en) Reducing program disturb in non-volatile storage

Legal Events

Date Code Title Description
R082 Change of representative

Ref document number: 2078302

Country of ref document: EP

Representative=s name: KUDLEK & GRUNERT PATENTANWAELTE PARTNERSCHAFT, DE