DE602006006647D1 - Verfahren und schaltung zum bilden eines asynchronen demapping-taktes - Google Patents

Verfahren und schaltung zum bilden eines asynchronen demapping-taktes

Info

Publication number
DE602006006647D1
DE602006006647D1 DE602006006647T DE602006006647T DE602006006647D1 DE 602006006647 D1 DE602006006647 D1 DE 602006006647D1 DE 602006006647 T DE602006006647 T DE 602006006647T DE 602006006647 T DE602006006647 T DE 602006006647T DE 602006006647 D1 DE602006006647 D1 DE 602006006647D1
Authority
DE
Germany
Prior art keywords
demapping
asynchronous
clock
mapping
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602006006647T
Other languages
English (en)
Inventor
Kuiwen Ji
Lei Shi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of DE602006006647D1 publication Critical patent/DE602006006647D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
    • H04J3/1605—Fixed allocated frame structures
    • H04J3/1611—Synchronous digital hierarchy [SDH] or SONET

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
DE602006006647T 2005-04-15 2006-03-15 Verfahren und schaltung zum bilden eines asynchronen demapping-taktes Active DE602006006647D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN2005100645888A CN1848717B (zh) 2005-04-15 2005-04-15 获得异步解映射时钟的方法及电路
PCT/CN2006/000398 WO2006108337A1 (fr) 2005-04-15 2006-03-15 Procede et circuit pour l'acquisition d'une horloge de demappage asynchrone

Publications (1)

Publication Number Publication Date
DE602006006647D1 true DE602006006647D1 (de) 2009-06-18

Family

ID=37078105

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602006006647T Active DE602006006647D1 (de) 2005-04-15 2006-03-15 Verfahren und schaltung zum bilden eines asynchronen demapping-taktes

Country Status (7)

Country Link
US (1) US8090066B2 (de)
EP (1) EP1804440B9 (de)
CN (1) CN1848717B (de)
AT (1) ATE431029T1 (de)
DE (1) DE602006006647D1 (de)
ES (1) ES2327062T3 (de)
WO (1) WO2006108337A1 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1968063B (zh) * 2006-10-26 2010-10-27 华为技术有限公司 一种实现时钟恢复的方法及装置
CN101277162B (zh) * 2007-03-28 2011-11-30 华为技术有限公司 解映射中去抖方法、装置，数据读出时钟获取方法、装置
CN101384093B (zh) * 2008-09-28 2011-06-08 华为技术有限公司 业务数据映射方法和装置及复映射方法
CN101378399B (zh) * 2008-09-28 2012-04-04 华为技术有限公司 业务数据映射和解映射方法及装置
US8437641B2 (en) 2008-10-21 2013-05-07 Bay Microsystems, Inc. Clock regeneration for optical communications
CN101645749B (zh) * 2009-09-04 2012-10-10 中兴通讯股份有限公司 光传送数据单元解映射装置及方法
CN101707506B (zh) * 2009-11-06 2013-05-08 中兴通讯股份有限公司 一种光传送网中业务时钟透传的方法及系统
US8867682B2 (en) * 2010-08-30 2014-10-21 Exar Corporation Dejitter (desynchronize) technique to smooth gapped clock with jitter/wander attenuation using all digital logic
US8855258B1 (en) 2011-04-20 2014-10-07 Applied Micro Circuits Corporation Transmitters and receivers using a jitter-attenuated clock derived from a gapped clock reference
US8666011B1 (en) * 2011-04-20 2014-03-04 Applied Micro Circuits Corporation Jitter-attenuated clock using a gapped clock reference
CN102223198B (zh) * 2011-06-17 2016-12-21 中兴通讯股份有限公司 一种实现时钟恢复方法与装置
CN103684727B (zh) * 2012-08-31 2018-03-23 中兴通讯股份有限公司 一种光传送网异步网络的时间同步方法及装置
CN103841014A (zh) * 2012-11-22 2014-06-04 西安邮电大学 Odu0数据分组电路
US10056890B2 (en) 2016-06-24 2018-08-21 Exar Corporation Digital controlled oscillator based clock generator for multi-channel design
CN111683305B (zh) * 2020-05-19 2021-12-14 烽火通信科技股份有限公司 一种ODUk通道分配方法及系统

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2777929B2 (ja) * 1990-07-04 1998-07-23 富士通株式会社 非同期信号抽出回路
FR2668323B1 (fr) * 1990-10-17 1993-01-15 Telecommunications Sa Dispositif de reduction de la gigue due aux sauts de pointeurs dans un reseau de telecommunications numeriques.
US5268936A (en) * 1991-07-08 1993-12-07 At&T Bell Laboratories Synchronous digital signal to asynchronous digital signal desynchronizer
US5390180A (en) * 1991-10-10 1995-02-14 Nec America, Inc. SONET DS-N desynchronizer
US5402452A (en) * 1992-08-25 1995-03-28 Alcatel Network Systems, Inc. Incremental phase smoothing desynchronizer and calculation apparatus
GB9323187D0 (en) * 1993-11-10 1994-01-05 Northern Telecom Ltd Pointer justification even leak control
US5548624A (en) * 1995-03-14 1996-08-20 Nec Corporation Destuff circuit for asynchronous digital signals
GB2312353B (en) * 1996-04-16 2000-12-06 Gpt Ltd Digital telecommunications transmision systems
DE69735527D1 (de) * 1997-05-02 2006-05-11 Lsi Logic Corp Digitales Verfahren zur adaptiven Taktrückgewinnung
US6088413A (en) * 1997-05-09 2000-07-11 Alcatel Apparatus for reducing jitter in a desynchronizer
DK176259B1 (da) * 1997-11-20 2007-05-07 Tellabs Denmark As Fremgangsmåde til overföring af datasignaler samt fremgangsmåde og apparat til desynkronisering af PDH-signaler
US6208216B1 (en) * 1998-09-28 2001-03-27 Mikko J. Nasila Phase-locked-loop pulse-width modulation system
US6501809B1 (en) * 1999-03-19 2002-12-31 Conexant Systems, Inc. Producing smoothed clock and data signals from gapped clock and data signals
CA2307044A1 (en) * 2000-04-28 2001-10-28 Pmc-Sierra Inc. Multi-channel sonet/sdh desynchronizer
EP1229692A1 (de) * 2001-02-02 2002-08-07 BRITISH TELECOMMUNICATIONS public limited company Verfahren und Vorrichtung zur Tunneldurchleitung von Daten in einem Netzwerk
US6836854B2 (en) * 2001-04-03 2004-12-28 Applied Micro Circuits Corporation DS3 Desynchronizer with a module for providing uniformly gapped data signal to a PLL module for providing a smooth output data signal
US6463111B1 (en) * 2001-05-25 2002-10-08 Transwitch Corporaton Method and apparatus for desynchronizing a DS-3 signal and/or an E3 signal from the data portion of an STS-STM payload
ATE306154T1 (de) * 2002-02-28 2005-10-15 Cit Alcatel Plesiochroner demultiplexer
US7239651B2 (en) * 2002-03-11 2007-07-03 Transwitch Corporation Desynchronizer having ram based shared digital phase locked loops and sonet high density demapper incorporating same
US7443888B2 (en) 2003-10-02 2008-10-28 Ciena Corporation Transparent sub-wavelength network

Also Published As

Publication number Publication date
ES2327062T3 (es) 2009-10-23
WO2006108337A1 (fr) 2006-10-19
CN1848717B (zh) 2011-04-06
US8090066B2 (en) 2012-01-03
EP1804440B9 (de) 2009-12-02
US20070183551A1 (en) 2007-08-09
ATE431029T1 (de) 2009-05-15
EP1804440B1 (de) 2009-05-06
EP1804440A1 (de) 2007-07-04
CN1848717A (zh) 2006-10-18
EP1804440A4 (de) 2008-02-27

Similar Documents

Publication Publication Date Title
DE602006006647D1 (de) Verfahren und schaltung zum bilden eines asynchronen demapping-taktes
US8760325B2 (en) Scheme for balancing skew between lanes of high-speed serial digital interface
Le Duc et al. Fully digital feedforward background calibration of clock skews for sub-sampling TIADCs using the polyphase decomposition
WO2017016178A1 (zh) 基于fpga的接口信号重映射方法
WO2008140791A3 (en) Computation of phase relationship by clock sampling
WO2004084277A3 (en) Retiming circuits using a cut-based approach
CA2779132A1 (en) Optical receiver having fractional sampling
DE602006021305D1 (de) Musterabhängiger phasendetektor zur taktwiedergewinnung
WO2006067716A3 (en) Interface circuit as well as method for receiving and/or for decoding data signals
DE602006018962D1 (de) Scanprüfverfahren
CN104375006A (zh) 一种快速同步相量修正方法
DE602005021474D1 (de) Integrierte schaltung und verfahren zur transaktionszurückziehung
CN104579295A (zh) 时钟动态切换电路及方法
TW200741531A (en) Method of reducing clock differential in a data processing system
CN204272086U (zh) 一种眼图采样与重建硬件电路
WO2006004705A3 (en) Dynamic-to-static logic converter
CN204480670U (zh) 一种延迟计数器
CN110212912A (zh) 一种具有高精度时间数字转换器的倍数延迟锁相环
BRPI0406733A (pt) Método para usar um projeto de amostragem sìncrona em um modo de amostragem de taxa fixa
Beerel et al. A path towards average-case silicon via asynchronous resilient bundled-data design
CN110519667B (zh) 一种实现光信号线路交叉的方法
CN109283832A (zh) 一种低功耗的时间数字转换器及其phv补偿方法
JP3458406B2 (ja) インターフェース回路
CN103236839B (zh) 一种任意倍数时钟域同步装置及方法
TWI851339B (zh) 用於記憶體應用之鎖存積體電路及其製造方法

Legal Events

Date Code Title Description
8364 No opposition during term of opposition