DE602005010048D1 - Mehradressen-zweikanal-busstruktur - Google Patents

Mehradressen-zweikanal-busstruktur

Info

Publication number
DE602005010048D1
DE602005010048D1 DE602005010048T DE602005010048T DE602005010048D1 DE 602005010048 D1 DE602005010048 D1 DE 602005010048D1 DE 602005010048 T DE602005010048 T DE 602005010048T DE 602005010048 T DE602005010048 T DE 602005010048T DE 602005010048 D1 DE602005010048 D1 DE 602005010048D1
Authority
DE
Germany
Prior art keywords
read
address
channel
address information
write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602005010048T
Other languages
English (en)
Inventor
Richard Gerard Hofmann
Jaya Prakash Subramaniam Ganasan
Thomas John Lowery
Perry Willmann Remaklus Jr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of DE602005010048D1 publication Critical patent/DE602005010048D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Semiconductor Memories (AREA)
  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
  • Time-Division Multiplex Systems (AREA)
DE602005010048T 2004-01-22 2005-01-20 Mehradressen-zweikanal-busstruktur Active DE602005010048D1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US53850504P 2004-01-22 2004-01-22
US10/833,716 US20050182884A1 (en) 2004-01-22 2004-04-27 Multiple address two channel bus structure
PCT/US2005/001590 WO2005071557A2 (en) 2004-01-22 2005-01-20 A multiple address two channel bus structure

Publications (1)

Publication Number Publication Date
DE602005010048D1 true DE602005010048D1 (de) 2008-11-13

Family

ID=34811353

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602005010048T Active DE602005010048D1 (de) 2004-01-22 2005-01-20 Mehradressen-zweikanal-busstruktur

Country Status (12)

Country Link
US (1) US20050182884A1 (de)
EP (1) EP1709543B1 (de)
JP (1) JP2007519121A (de)
KR (1) KR100881049B1 (de)
CN (1) CN1930563B (de)
AT (1) ATE409913T1 (de)
BR (1) BRPI0507033A (de)
DE (1) DE602005010048D1 (de)
ES (1) ES2313297T3 (de)
IL (1) IL177023A (de)
TW (1) TW200535624A (de)
WO (1) WO2005071557A2 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7209998B2 (en) * 2004-02-04 2007-04-24 Qualcomm Incorporated Scalable bus structure
US7975079B2 (en) * 2005-02-07 2011-07-05 Broadcom Corporation Computer chip set having on board wireless interfaces to support parallel communication
US7617343B2 (en) * 2005-03-02 2009-11-10 Qualcomm Incorporated Scalable bus structure
FR2901082B1 (fr) * 2006-05-09 2008-08-08 Viaccess Sa Procedes de diffusion et de reception de programmes multimedias embrouilles, terminal et tete de reseau pour ces procedes
US7958281B2 (en) * 2006-06-20 2011-06-07 Freescale Semiconductor, Inc. Method and apparatus for transmitting data in a flexray node
WO2008013968A2 (en) 2006-07-28 2008-01-31 Vast Systems Technology Corporation Virtual processor generation model for co-simulation
US8644305B2 (en) * 2007-01-22 2014-02-04 Synopsys Inc. Method and system for modeling a bus for a system design incorporating one or more programmable processors
US8325633B2 (en) * 2007-04-26 2012-12-04 International Business Machines Corporation Remote direct memory access
US20090089515A1 (en) * 2007-10-02 2009-04-02 Qualcomm Incorporated Memory Controller for Performing Memory Block Initialization and Copy
FR2943690B1 (fr) 2009-03-31 2011-08-19 Michelin Soc Tech Procede et dispositif de fabrication d'un cable a trois couches du type gomme un situ
FR2943691B1 (fr) 2009-03-31 2011-08-19 Michelin Soc Tech Procede et dispositif de fabrication d'un cable a trois couches du type gomme in situ
FR2962454B1 (fr) 2010-05-20 2012-09-21 Michelin Soc Tech Procede de fabrication d'un cable metallique a trois couches du type gomme in situ
FR2962455B1 (fr) 2010-05-20 2012-09-21 Soc Tech Michelin Cable metallique multicouches gomme in situ par un elastomere thermoplastique insature
FR2962456B1 (fr) 2010-05-20 2012-09-21 Michelin Soc Tech Procede de fabrication d'un cable metallique multicouches gomme in situ par un elastomere thermoplastique insature
FR2962453B1 (fr) 2010-05-20 2012-09-21 Michelin Soc Tech Cable metallique a trois couches, gomme in situ par un elastomere thermoplastique insature
US8599886B2 (en) 2010-08-26 2013-12-03 Qualcomm Incorporated Methods and apparatus for reducing transfer qualifier signaling on a two-channel bus
CN103929415B (zh) * 2014-03-21 2018-03-06 华为技术有限公司 Rdma下数据读写的方法、装置和网络系统
DE102017204186A1 (de) * 2017-03-14 2018-09-20 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Effizientes Mehrbenutzer-Adressieren
US11422707B2 (en) * 2017-12-21 2022-08-23 Advanced Micro Devices, Inc. Scheduling memory requests for a ganged memory device

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4162536A (en) * 1976-01-02 1979-07-24 Gould Inc., Modicon Div. Digital input/output system and method
US4468737A (en) * 1982-06-09 1984-08-28 Gte Automatic Electric Inc. Circuit for extending a multiplexed address and data bus to distant peripheral devices
JPS61269750A (ja) * 1985-05-24 1986-11-29 Fujitsu Ltd 記憶装置制御方式
US4725836A (en) * 1986-01-27 1988-02-16 Snap Systems, Inc. Series port connection of a plurality of terminals to a master processor
US5539389A (en) * 1991-11-15 1996-07-23 Pittway Corporation Enhanced group addressing system
US5793990A (en) * 1993-06-11 1998-08-11 Vlsi Technology, Inc. Multiplex address/data bus with multiplex system controller and method therefor
GB2285524B (en) * 1994-01-11 1998-02-04 Advanced Risc Mach Ltd Data memory and processor bus
US5761714A (en) * 1996-04-26 1998-06-02 International Business Machines Corporation Single-cycle multi-accessible interleaved cache
US5925118A (en) * 1996-10-11 1999-07-20 International Business Machines Corporation Methods and architectures for overlapped read and write operations
US6208655B1 (en) * 1996-11-27 2001-03-27 Sony Europa, B.V., Method and apparatus for serving data
US6195674B1 (en) * 1997-04-30 2001-02-27 Canon Kabushiki Kaisha Fast DCT apparatus
GB2341766A (en) * 1998-09-18 2000-03-22 Pixelfusion Ltd Bus architecture
GB2352065B (en) * 1999-07-14 2004-03-03 Element 14 Ltd A memory access system
US6704820B1 (en) * 2000-02-18 2004-03-09 Hewlett-Packard Development Company, L.P. Unified cache port consolidation
US6708239B1 (en) * 2000-12-08 2004-03-16 The Boeing Company Network device interface for digitally interfacing data channels to a controller via a network
JP2002215606A (ja) * 2001-01-24 2002-08-02 Mitsubishi Electric Corp データ処理装置
US6931468B2 (en) * 2002-02-06 2005-08-16 Hewlett-Packard Development Company, L.P. Method and apparatus for addressing multiple devices simultaneously over a data bus
US6982892B2 (en) * 2003-05-08 2006-01-03 Micron Technology, Inc. Apparatus and methods for a physical layout of simultaneously sub-accessible memory modules

Also Published As

Publication number Publication date
BRPI0507033A (pt) 2007-06-05
TW200535624A (en) 2005-11-01
IL177023A (en) 2010-12-30
IL177023A0 (en) 2006-12-10
ATE409913T1 (de) 2008-10-15
WO2005071557A3 (en) 2005-11-17
WO2005071557A2 (en) 2005-08-04
ES2313297T3 (es) 2009-03-01
US20050182884A1 (en) 2005-08-18
JP2007519121A (ja) 2007-07-12
KR20060122934A (ko) 2006-11-30
KR100881049B1 (ko) 2009-02-05
CN1930563B (zh) 2011-04-20
EP1709543A2 (de) 2006-10-11
EP1709543B1 (de) 2008-10-01
CN1930563A (zh) 2007-03-14

Similar Documents

Publication Publication Date Title
DE602005010048D1 (de) Mehradressen-zweikanal-busstruktur
ATE526634T1 (de) Skalierbare busstruktur
DE60002732T2 (de) Digitales videoverarbeitungs- und speichersystem für video-, audio- und zusatzdaten
ATE541262T1 (de) Audio-playlist-erzeugungssystem und -verfahren
AU2003213910A1 (en) Certificate information storage system and method
GB2442886A (en) Data retrieval tags
WO2003094004A3 (en) Method and system to retrieve information from a storage device
EP1804504A3 (de) Medieninhaltaufzeichnung auf verschiedenen Vorrichtungen
EP1585006A3 (de) Ein Speichersystem, welches die Verschlüsselung und Entschlüsselung durchführt
TW200632648A (en) Integrated circuit capable of flash memory storage management
TW200634622A (en) Register file regions for a processing system
NO20063835L (no) Informasjonstilbakespillingssystem som bruker informasjonslagringsmedium
DE602006004475D1 (de) Media-player mit benutzerbetreibbarem schlüssel zur automatischen auswahl und aufzeichnung auf eine assoziierte playlist
TW200614257A (en) Semiconductor memory device and arrangement method thereof
TW200609904A (en) Unified control and memory for a combined DVD/HDD system
AU2003289173A1 (en) Recording/reproduction device, data processing device, and recording/reproduction system
WO2008030525A3 (en) Systems and methods for providing network credentials
GB2430058A (en) A system and method for retrieving information and a system and method for storing information
WO2007038257A3 (en) A method and system for managing and organizing software package installations
GB0314410D0 (en) Remote access system and method
ATE287118T1 (de) Verfahren für eine zweifache ausgangsdatenrate
TW200617670A (en) Memory module with memory devices of different capacity
TW200516385A (en) Multi-path data retrieval from redundant array
AU2003303150A1 (en) Enhanced data storage and retrieval devices and systems and methods for utilizing same
AR040940A1 (es) Aparato, portador de grabacion y metodo para grabar una secuencia de senales de datos de video

Legal Events

Date Code Title Description
8364 No opposition during term of opposition