DE60133595D1 - Funktionsrekonfigurierbare Halbleitervorrichtung und integrierte Schaltung zum Konfigurieren der Halbleitervorrichtung - Google Patents

Funktionsrekonfigurierbare Halbleitervorrichtung und integrierte Schaltung zum Konfigurieren der Halbleitervorrichtung

Info

Publication number
DE60133595D1
DE60133595D1 DE60133595T DE60133595T DE60133595D1 DE 60133595 D1 DE60133595 D1 DE 60133595D1 DE 60133595 T DE60133595 T DE 60133595T DE 60133595 T DE60133595 T DE 60133595T DE 60133595 D1 DE60133595 D1 DE 60133595D1
Authority
DE
Germany
Prior art keywords
semiconductor device
configuring
integrated circuit
functionally reconfigurable
functionally
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60133595T
Other languages
English (en)
Other versions
DE60133595T2 (de
Inventor
Kazuo Aoyama
Hiroshi Sawada
Akira Nagoya
Kazuo Nakajima
Tadashi Shibata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2000005942A external-priority patent/JP3485849B2/ja
Priority claimed from JP2000031557A external-priority patent/JP3485854B2/ja
Priority claimed from JP2000080022A external-priority patent/JP3565495B2/ja
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Publication of DE60133595D1 publication Critical patent/DE60133595D1/de
Application granted granted Critical
Publication of DE60133595T2 publication Critical patent/DE60133595T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
    • G11C27/005—Electric analogue stores, e.g. for storing instantaneous values with non-volatile charge storage, e.g. on floating gate or MNOS
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/065—Analogue means
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/0813—Threshold logic
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/1776—Structural details of configuration resources for memories
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/0015—Layout of the delay element
    • H03K2005/00156—Layout of the delay element using opamps, comparators, voltage multipliers or other analog building blocks

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Health & Medical Sciences (AREA)
  • Biomedical Technology (AREA)
  • Biophysics (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Neurology (AREA)
  • Molecular Biology (AREA)
  • General Health & Medical Sciences (AREA)
  • Evolutionary Computation (AREA)
  • Software Systems (AREA)
  • Data Mining & Analysis (AREA)
  • Computational Linguistics (AREA)
  • Artificial Intelligence (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Nonlinear Science (AREA)
  • Logic Circuits (AREA)
DE60133595T 2000-01-07 2001-01-03 Funktionsrekonfigurierbare Halbleitervorrichtung und integrierte Schaltung zum Konfigurieren der Halbleitervorrichtung Expired - Lifetime DE60133595T2 (de)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP2000005942A JP3485849B2 (ja) 2000-01-07 2000-01-07 関数機能構成データ保持方法及びその方法を用いた集積回路
JP2000005942 2000-01-07
JP2000031557A JP3485854B2 (ja) 2000-02-09 2000-02-09 関数機能再構成可能な集積回路
JP2000031557 2000-02-09
JP2000080022A JP3565495B2 (ja) 2000-03-22 2000-03-22 論理関数機能再構成可能な集積回路およびその設計方法
JP2000080022 2000-03-22

Publications (2)

Publication Number Publication Date
DE60133595D1 true DE60133595D1 (de) 2008-05-21
DE60133595T2 DE60133595T2 (de) 2009-04-30

Family

ID=27342041

Family Applications (3)

Application Number Title Priority Date Filing Date
DE60133595T Expired - Lifetime DE60133595T2 (de) 2000-01-07 2001-01-03 Funktionsrekonfigurierbare Halbleitervorrichtung und integrierte Schaltung zum Konfigurieren der Halbleitervorrichtung
DE60138145T Expired - Lifetime DE60138145D1 (de) 2000-01-07 2001-01-03 Funktionsrekonfigurierbare Halbleitervorrichtung und integrierte Schaltung zum Konfigurieren der Halbleitervorrichtung
DE60138432T Expired - Lifetime DE60138432D1 (de) 2000-01-07 2001-01-03 Funktionsrekonfigurierbare Halbleitervorrichtung und integrierte Schaltung zum Konfigurieren der Halbleitervorrichtung

Family Applications After (2)

Application Number Title Priority Date Filing Date
DE60138145T Expired - Lifetime DE60138145D1 (de) 2000-01-07 2001-01-03 Funktionsrekonfigurierbare Halbleitervorrichtung und integrierte Schaltung zum Konfigurieren der Halbleitervorrichtung
DE60138432T Expired - Lifetime DE60138432D1 (de) 2000-01-07 2001-01-03 Funktionsrekonfigurierbare Halbleitervorrichtung und integrierte Schaltung zum Konfigurieren der Halbleitervorrichtung

Country Status (3)

Country Link
US (1) US7075827B2 (de)
EP (3) EP1115204B1 (de)
DE (3) DE60133595T2 (de)

Families Citing this family (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
DE19651075A1 (de) 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen
DE19654595A1 (de) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen
ATE243390T1 (de) 1996-12-27 2003-07-15 Pact Inf Tech Gmbh Verfahren zum selbständigen dynamischen umladen von datenflussprozessoren (dfps) sowie bausteinen mit zwei- oder mehrdimensionalen programmierbaren zellstrukturen (fpgas, dpgas, o.dgl.)
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
DE19861088A1 (de) 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Verfahren zur Reparatur von integrierten Schaltkreisen
US7003660B2 (en) 2000-06-13 2006-02-21 Pact Xpp Technologies Ag Pipeline configuration unit protocols and communication
EP1228440B1 (de) 1999-06-10 2017-04-05 PACT XPP Technologies AG Sequenz-partitionierung auf zellstrukturen
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
WO2005045692A2 (en) 2003-08-28 2005-05-19 Pact Xpp Technologies Ag Data processing device and method
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
EP1402382B1 (de) 2001-06-20 2010-08-18 Richter, Thomas Verfahren zur bearbeitung von daten
US7996827B2 (en) * 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
CN100489797C (zh) * 2001-10-11 2009-05-20 阿尔特拉公司 可编程逻辑设备上的错误检测
AU2003208266A1 (en) 2002-01-19 2003-07-30 Pact Xpp Technologies Ag Reconfigurable processor
US8127061B2 (en) 2002-02-18 2012-02-28 Martin Vorbach Bus systems and reconfiguration methods
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
AU2003286131A1 (en) 2002-08-07 2004-03-19 Pact Xpp Technologies Ag Method and device for processing data
JP4388895B2 (ja) 2002-09-06 2009-12-24 ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト リコンフィギュアラブルなシーケンサ構造
US7571287B2 (en) 2003-03-13 2009-08-04 Marvell World Trade Ltd. Multiport memory architecture, devices and systems including the same, and methods of using the same
US7350176B1 (en) * 2003-07-17 2008-03-25 Altera Corporation Techniques for mapping to a shared lookup table mask
JP4316473B2 (ja) * 2004-10-29 2009-08-19 パナソニック株式会社 電圧検出回路、過電流検出回路、充電電流制御システム、及び電圧検出方法
US7530033B2 (en) * 2005-03-15 2009-05-05 Tabula, Inc. Method and apparatus for decomposing functions in a configurable IC
US8463836B1 (en) 2005-11-07 2013-06-11 Tabula, Inc. Performing mathematical and logical operations in multiple sub-cycles
JP2009524134A (ja) 2006-01-18 2009-06-25 ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト ハードウェア定義方法
JP5058644B2 (ja) * 2007-03-26 2012-10-24 株式会社東芝 ニューロンｍｏｓトランジスタ
US8131915B1 (en) 2008-04-11 2012-03-06 Marvell Intentional Ltd. Modifying or overwriting data stored in flash memory
US8683085B1 (en) 2008-05-06 2014-03-25 Marvell International Ltd. USB interface configurable for host or device mode
US8611151B1 (en) 2008-11-06 2013-12-17 Marvell International Ltd. Flash memory read performance
US8947929B1 (en) 2008-11-06 2015-02-03 Marvell International Ltd. Flash-based soft information generation
US8213228B1 (en) 2008-11-06 2012-07-03 Marvell International Ltd. Flash memory read performance
US8423710B1 (en) 2009-03-23 2013-04-16 Marvell International Ltd. Sequential writes to flash memory
JP5438358B2 (ja) * 2009-04-13 2014-03-12 キヤノン株式会社 データ処理装置及びその制御方法
US8213236B1 (en) 2009-04-21 2012-07-03 Marvell International Ltd. Flash memory
US8311965B2 (en) * 2009-11-18 2012-11-13 International Business Machines Corporation Area efficient neuromorphic circuits using field effect transistors (FET) and variable resistance material
US8756394B1 (en) 2010-07-07 2014-06-17 Marvell International Ltd. Multi-dimension memory timing tuner
US8677225B1 (en) 2011-02-11 2014-03-18 Marvell International Ltd. Low-density parity-check decoder
US9342259B2 (en) * 2012-09-10 2016-05-17 Texas Instruments Incorporated Nonvolatile logic array and power domain segmentation in processing device
CN107764874B (zh) * 2016-08-15 2020-10-16 南京大学 一种新型主动噪声控制生物传感器
US11966833B2 (en) 2017-08-09 2024-04-23 Google Llc Accelerating neural networks in hardware using interconnected crossbars
CN109522155B (zh) * 2018-10-29 2020-11-03 中国科学院长春光学精密机械与物理研究所 基于动态切换的空间应用嵌入式软件自修复系统

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4873661A (en) * 1987-08-27 1989-10-10 Yannis Tsividis Switched neural networks
US5381515A (en) * 1988-12-09 1995-01-10 Synaptics, Incorporated Two layer neural network comprised of neurons with improved input range and input offset
US5305250A (en) * 1989-05-05 1994-04-19 Board Of Trustees Operating Michigan State University Analog continuous-time MOS vector multiplier circuit and a programmable MOS realization for feedback neural networks
JP3122756B2 (ja) * 1991-01-12 2001-01-09 直 柴田 半導体装置
US5256911A (en) * 1992-06-10 1993-10-26 Intel Corporation Neural network with multiplexed snyaptic processing
US5343555A (en) * 1992-07-06 1994-08-30 The Regents Of The University Of California Artificial neuron with switched-capacitor synapses using analog storage of synaptic weights
JP3289736B2 (ja) 1992-08-26 2002-06-10 直 柴田 半導体集積回路
JP3278080B2 (ja) * 1993-02-22 2002-04-30 直 柴田 半導体集積回路
JP3289749B2 (ja) 1993-12-02 2002-06-10 直 柴田 半導体集積回路
DE59606519D1 (de) * 1995-06-09 2001-04-05 Infineon Technologies Ag Schaltungsanordnung zum vergleich zweier elektrischer grössen, die von einem ersten neuron-mos-feldeffekttransistor und einer referenzquelle zur verfügung gestellt werden
JP3337599B2 (ja) * 1995-07-24 2002-10-21 株式会社リコー 半導体装置およびインバータ回路並びにコンパレータ並びにａ／ｄコンバータ回路
JP3639883B2 (ja) * 1995-10-03 2005-04-20 国立大学法人東北大学 瞬時認識機能を有する演算回路及び瞬時認識方式
US5835633A (en) * 1995-11-20 1998-11-10 International Business Machines Corporation Concurrent two-stage multi-network optical character recognition system
EP0833347B1 (de) * 1996-09-30 2005-12-28 STMicroelectronics S.r.l. Programmierbare Referenzspannungsquelle, insbesondere für Analogspeicher
JP3760614B2 (ja) 1997-12-26 2006-03-29 ソニー株式会社 半導体装置及びその制御方法
JPH11317085A (ja) * 1998-05-08 1999-11-16 Sony Corp プログラム・ベリファイ回路及びプログラム・ベリファイ方法
RU2131145C1 (ru) * 1998-06-16 1999-05-27 Закрытое акционерное общество Научно-технический центр "Модуль" Нейропроцессор, устройство для вычисления функций насыщения, вычислительное устройство и сумматор

Also Published As

Publication number Publication date
EP1630685B1 (de) 2008-04-09
EP1115204B1 (de) 2009-04-22
US20020105833A1 (en) 2002-08-08
EP1630686B1 (de) 2009-03-25
EP1115204A3 (de) 2003-06-11
EP1630685A3 (de) 2006-09-06
EP1630686A3 (de) 2007-05-09
US7075827B2 (en) 2006-07-11
EP1115204A2 (de) 2001-07-11
EP1630685A2 (de) 2006-03-01
EP1630686A2 (de) 2006-03-01
DE60138145D1 (de) 2009-05-07
DE60133595T2 (de) 2009-04-30
DE60138432D1 (de) 2009-06-04

Similar Documents

Publication Publication Date Title
DE60138432D1 (de) Funktionsrekonfigurierbare Halbleitervorrichtung und integrierte Schaltung zum Konfigurieren der Halbleitervorrichtung
DE60130065D1 (de) Elektronisches Bauteil und Halbleitervorrichtung
DE60004614D1 (de) Integrierte Halbleitervorrichtung
DE60006892D1 (de) Halbleiteranordnung
NO20030439L (no) Sikker programmerbar logisk enhet
DE60143643D1 (de) Integriertes halbleiterschaltungsbauelement
DE60129073D1 (de) Halbleiterspeicheranordnung
DE69935182D1 (de) Halbleiteranordnung
DE60031198D1 (de) D/A-Wandlerschaltung und Halbleiteranordnung
DE60102257D1 (de) Halbleiterspeicheranordnung
DE69827863D1 (de) Integriertes Halbleiterschaltkreisbauelement
DE60019913D1 (de) Halbleiterbauelement und Herstellungsverfahren
DE60213889D1 (de) Halbleiteranordnung
GB0003186D0 (en) A semiconductor device
DE60135728D1 (de) Integrierte Halbleiterschaltung
DE69912565D1 (de) Halbleiteranordnung
DE50003966D1 (de) Einrichtung zum Einstellen von Betriebsgrössen in mehreren programmierbaren integrierten Schaltungen
DE60106326D1 (de) Frequenzmultiplizierende Schaltung und integrierte Halbleiterschaltung
DE60142141D1 (de) Halbleiterbauelement
DE60005959D1 (de) Halbleiteranordnung
DE69923374D1 (de) Halbleiteranordnung
FR2810160B1 (fr) Dispositif a semiconducteur
DE10191585B8 (de) Halbleitervorrichtung
DE60138678D1 (de) Integriertes gasioliertes Schaltgerät
DE60226661D1 (de) Induktives Element und Halbleiterbauelement

Legal Events

Date Code Title Description
8364 No opposition during term of opposition