DE60132205D1 - Individualisiertes markierungsverfahren für leiterplatten - Google Patents

Individualisiertes markierungsverfahren für leiterplatten

Info

Publication number
DE60132205D1
DE60132205D1 DE60132205T DE60132205T DE60132205D1 DE 60132205 D1 DE60132205 D1 DE 60132205D1 DE 60132205 T DE60132205 T DE 60132205T DE 60132205 T DE60132205 T DE 60132205T DE 60132205 D1 DE60132205 D1 DE 60132205D1
Authority
DE
Germany
Prior art keywords
marking method
label plate
plate marking
individualized label
blanks
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60132205T
Other languages
English (en)
Other versions
DE60132205T2 (de
Inventor
Rauno Salmi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Application granted granted Critical
Publication of DE60132205D1 publication Critical patent/DE60132205D1/de
Publication of DE60132205T2 publication Critical patent/DE60132205T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03C—PHOTOSENSITIVE MATERIALS FOR PHOTOGRAPHIC PURPOSES; PHOTOGRAPHIC PROCESSES, e.g. CINE, X-RAY, COLOUR, STEREO-PHOTOGRAPHIC PROCESSES; AUXILIARY PROCESSES IN PHOTOGRAPHY
    • G03C11/00—Auxiliary processes in photography
    • G03C11/02—Marking or applying text
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0266—Marks, test patterns or identification means
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005—Apparatus not specifically provided for elsewhere
    • H01L21/67242—Apparatus for monitoring, sorting or marking
    • H01L21/67282—Marking devices
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09781—Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
    • H05K2201/09927—Machine readable code, e.g. bar code
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05—Patterning and lithography; Masks; Details of resist
    • H05K2203/0548—Masks
    • H05K2203/0551—Exposure mask directly printed on the PCB
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0073—Masks not provided for in groups H05K3/02 - H05K3/46, e.g. for photomechanical production of patterned surfaces
    • H05K3/0082—Masks not provided for in groups H05K3/02 - H05K3/46, e.g. for photomechanical production of patterned surfaces characterised by the exposure method of radiation-sensitive masks
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061—Etching masks
    • H05K3/064—Photoresists

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Manufacturing Of Printed Circuit Boards (AREA)
  • Heat Sensitive Colour Forming Recording (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Surgical Instruments (AREA)
  • Acyclic And Carbocyclic Compounds In Medicinal Compositions (AREA)
  • Glass Compositions (AREA)
  • Making Paper Articles (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
DE60132205T 2000-06-21 2001-06-21 Individualisiertes markierungsverfahren für leiterplatten Expired - Lifetime DE60132205T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FI20001480 2000-06-21
FI20001480A FI109054B (fi) 2000-06-21 2000-06-21 Menetelmä yksilöivän merkinnän tekemiseksi piirilevyyn
PCT/FI2001/000597 WO2001098829A1 (en) 2000-06-21 2001-06-21 A method for individualised marking of circuit boards

Publications (2)

Publication Number Publication Date
DE60132205D1 true DE60132205D1 (de) 2008-02-14
DE60132205T2 DE60132205T2 (de) 2008-12-18

Family

ID=8558614

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60132205T Expired - Lifetime DE60132205T2 (de) 2000-06-21 2001-06-21 Individualisiertes markierungsverfahren für leiterplatten

Country Status (11)

Country Link
US (1) US20030175625A1 (de)
EP (1) EP1297383B1 (de)
JP (1) JP2004501518A (de)
KR (1) KR20030025934A (de)
CN (1) CN1203371C (de)
AT (1) ATE382881T1 (de)
AU (1) AU2001272581A1 (de)
DE (1) DE60132205T2 (de)
FI (1) FI109054B (de)
HK (1) HK1056611A1 (de)
WO (1) WO2001098829A1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DK176229B1 (da) * 2002-06-18 2007-03-26 Photosolar Aps Optisk element til afskærmning af lys
JP4565916B2 (ja) * 2004-07-23 2010-10-20 三洋電機株式会社 光反応装置
US8492072B2 (en) * 2009-04-30 2013-07-23 Infineon Technologies Ag Method for marking objects
CN103324037B (zh) * 2013-07-04 2015-01-07 北京京东方光电科技有限公司 一种曝光装置及其曝光方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3694081A (en) * 1970-02-11 1972-09-26 Pek Inc Method and apparatus for contact printing
DE3147994A1 (de) * 1981-12-04 1983-06-16 Fa. Georg Rothkegel, 5140 Erkelenz "verfahren zur herstellung von ordnungs- oder organisationskennzeichen"
JPS6172216A (ja) * 1984-09-17 1986-04-14 Shinku Lab:Kk 露光方法
JPS6454455A (en) * 1987-08-25 1989-03-01 Mitsubishi Electric Corp Aligner
JPH0189771U (de) * 1987-12-04 1989-06-13
US4853317A (en) * 1988-04-04 1989-08-01 Microfab Technologies, Inc. Method and apparatus for serializing printed circuit boards and flex circuits
JPH03239552A (ja) * 1990-02-15 1991-10-25 Matsushita Electric Works Ltd プリント配線板への印字方法
JPH04359588A (ja) * 1991-06-06 1992-12-11 Mitsubishi Electric Corp プリント配線板の製造方法
CA2075026A1 (en) * 1991-08-08 1993-02-09 William E. Nelson Method and apparatus for patterning an imaging member
JPH06255232A (ja) * 1991-09-11 1994-09-13 Cmk Corp プリント配線板の製造方法
JPH10112579A (ja) * 1996-10-07 1998-04-28 M S Tec:Kk レジスト露光方法及びその露光装置
JPH10230382A (ja) * 1997-02-21 1998-09-02 Fuji Print Kogyo Kk プリント基板のダイレクト描画方法
US6251550B1 (en) * 1998-07-10 2001-06-26 Ball Semiconductor, Inc. Maskless photolithography system that digitally shifts mask data responsive to alignment data

Also Published As

Publication number Publication date
ATE382881T1 (de) 2008-01-15
CN1437713A (zh) 2003-08-20
DE60132205T2 (de) 2008-12-18
HK1056611A1 (en) 2004-02-20
JP2004501518A (ja) 2004-01-15
EP1297383B1 (de) 2008-01-02
WO2001098829A1 (en) 2001-12-27
AU2001272581A1 (en) 2002-01-02
US20030175625A1 (en) 2003-09-18
EP1297383A1 (de) 2003-04-02
KR20030025934A (ko) 2003-03-29
FI109054B (fi) 2002-05-15
FI20001480A0 (fi) 2000-06-21
CN1203371C (zh) 2005-05-25
FI20001480A (fi) 2001-12-22

Similar Documents

Publication Publication Date Title
TW200632542A (en) Mask, mask forming method, pattern forming method, and wiring pattern forming method
BRPI0408964A (pt) método para fabricar um módulo eletrÈnico e módulo eletrÈnico
ATE557576T1 (de) Leiterplatine mit elektronischem bauelement
TW200634651A (en) RFID tag in a printed circuit board
TW200802118A (en) RFID tag manufacturing method and RFID tag
SG150377A1 (en) Adhesive sheet for producing semiconductor device, semiconductor device therewith, and manufacturing method therefor
DE59910813D1 (de) Vorrichtung zur mechanischen Ausrichtung eines Trägersubstrats für elektronische Schaltungen
ATE321438T1 (de) Elektronischer schaltungsmodul und verfahren zu dessen bestückung
DE60123570D1 (de) Herstellungsverfahren für ein elektronisches Medium
MXPA04004816A (es) Metodo de fabricacion de modulo que consta al menos de un componente electronico.
DE50202630D1 (de) Verfahren und halbzeug zur herstellung einer chipkarte mit spule
WO2003065576A3 (en) Method of manufacturing piezoelectric wafers of saw identification tags
DE60132205D1 (de) Individualisiertes markierungsverfahren für leiterplatten
ES2187285A1 (es) Procedimiento de multifresado para la fabricacion de circuitos impresos y circuito impreso asi obtenido.
ATE393839T1 (de) Verfahren zur gehäusebildung bei elektronischen bauteilen so wie so hermetisch verkapselte elektronische bauteile
ATA7262003A (de) Verfahren zur beschichtung von rohlingen zur herstellung von gedruckten leiterplatten (pcb)
TW200709357A (en) Electronic board and manufacturing method thereof, electro-optical device, and electronic apparatus
ATE486368T1 (de) Verfahren zur selbstanordnung elektronischer schaltkreise und damit hergestellte schaltungen
ZA202208750B (en) System and method for manufacturing and assembling packaged electronic modules
ATE397257T1 (de) Verfahren zum erzeugen wiederverwertbarer elektronischer produkte und mittels des verfahrens gewonnene elektronische produkte
ATE330792T1 (de) Verfahren und vorrichtung zur herstellung eines tragbaren datenträgers
ATE332626T1 (de) Trennplatte zum herstellen von leiterplattenkomponenten
DE60219027D1 (de) Vorrichtung zum unterstützen von plattenprodukten
ATE254316T1 (de) Vorrichtung und herstellungsverfahren mit zumindest einem chip auf einem träger
DE502004004952D1 (de) Sensorsystem und verfahren zu dessen herstellung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition