DE4391302B4 - Verfahren zur Herstellung eines Halbleiters mit einer guten Intrinsic-Getterung - Google Patents

Verfahren zur Herstellung eines Halbleiters mit einer guten Intrinsic-Getterung Download PDF

Info

Publication number
DE4391302B4
DE4391302B4 DE4391302A DE4391302A DE4391302B4 DE 4391302 B4 DE4391302 B4 DE 4391302B4 DE 4391302 A DE4391302 A DE 4391302A DE 4391302 A DE4391302 A DE 4391302A DE 4391302 B4 DE4391302 B4 DE 4391302B4
Authority
DE
Germany
Prior art keywords
wafers
oxygen
wafer
bsf
nucleation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE4391302A
Other languages
German (de)
English (en)
Other versions
DE4391302T1 (de
Inventor
Alain Bromont Comeau
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Teledyne Digital Imaging Inc
Original Assignee
Dalsa Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dalsa Semiconductor Inc filed Critical Dalsa Semiconductor Inc
Application granted granted Critical
Publication of DE4391302B4 publication Critical patent/DE4391302B4/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P36/00—Gettering within semiconductor bodies
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P36/00—Gettering within semiconductor bodies
    • H10P36/20—Intrinsic gettering, i.e. thermally inducing defects by using oxygen present in the silicon body

Landscapes

  • Crystals, And After-Treatments Of Crystals (AREA)
DE4391302A 1992-03-31 1993-03-26 Verfahren zur Herstellung eines Halbleiters mit einer guten Intrinsic-Getterung Expired - Lifetime DE4391302B4 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CA002064486A CA2064486C (en) 1992-03-31 1992-03-31 Method of preparing semiconductor wafer with good intrinsic gettering
CA2064486 1992-03-31
PCT/CA1993/000123 WO1993020582A1 (en) 1992-03-31 1993-03-26 Method of preparing semiconductor with good intrinsic gettering

Publications (1)

Publication Number Publication Date
DE4391302B4 true DE4391302B4 (de) 2007-07-26

Family

ID=4149527

Family Applications (2)

Application Number Title Priority Date Filing Date
DE4391302A Expired - Lifetime DE4391302B4 (de) 1992-03-31 1993-03-26 Verfahren zur Herstellung eines Halbleiters mit einer guten Intrinsic-Getterung
DE4391302T Pending DE4391302T1 (de) 1992-03-31 1993-03-26 Verfahren zur Herstellung eines Halbleiters mit einer guten Intrinsic-Getterung

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE4391302T Pending DE4391302T1 (de) 1992-03-31 1993-03-26 Verfahren zur Herstellung eines Halbleiters mit einer guten Intrinsic-Getterung

Country Status (7)

Country Link
US (1) US5587325A (https=)
JP (1) JPH07508613A (https=)
KR (1) KR950701138A (https=)
CA (1) CA2064486C (https=)
DE (2) DE4391302B4 (https=)
GB (1) GB2280312B (https=)
WO (1) WO1993020582A1 (https=)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2874834B2 (ja) * 1994-07-29 1999-03-24 三菱マテリアル株式会社 シリコンウェーハのイントリンシックゲッタリング処理法
US5593494A (en) * 1995-03-14 1997-01-14 Memc Electronic Materials, Inc. Precision controlled precipitation of oxygen in silicon
DE19538983A1 (de) * 1995-10-19 1997-04-24 Siemens Ag Verfahren zum Beseitigen von Kristallfehlern in Siliziumscheiben
US6004868A (en) * 1996-01-17 1999-12-21 Micron Technology, Inc. Method for CMOS well drive in a non-inert ambient
JP4473571B2 (ja) * 2001-07-10 2010-06-02 信越半導体株式会社 シリコンウェーハの製造方法
US6444551B1 (en) * 2001-07-23 2002-09-03 Taiwan Semiconductor Manufacturing Company N-type buried layer drive-in recipe to reduce pits over buried antimony layer
CN101675507B (zh) * 2007-05-02 2011-08-03 硅电子股份公司 硅晶片及其制造方法
US8258042B2 (en) * 2009-08-28 2012-09-04 Macronix International Co., Ltd. Buried layer of an integrated circuit
KR101231412B1 (ko) 2009-12-29 2013-02-07 실트로닉 아게 실리콘 웨이퍼 및 그 제조 방법
CN102543675B (zh) * 2010-12-31 2014-11-05 中芯国际集成电路制造(上海)有限公司 玻璃衬底的处理方法
CN102842642A (zh) * 2011-06-23 2012-12-26 吉林庆达新能源电力股份有限公司 一种太阳能电池生产中单晶硅的扩散方法
US11881405B2 (en) 2022-02-04 2024-01-23 Applied Materials, Inc. Methods for forming N-type buried layer in a substrate by performing non-doping implant through oxide layer formed over the substrate
CN120882166A (zh) * 2024-04-16 2025-10-31 隆基绿能科技股份有限公司 一种太阳能电池及光伏组件

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4597804A (en) * 1981-03-11 1986-07-01 Fujitsu Limited Methods of forming denuded zone in wafer by intrinsic gettering and forming bipolar transistor therein
US4622082A (en) * 1984-06-25 1986-11-11 Monsanto Company Conditioned semiconductor substrates
US4626450A (en) * 1984-06-25 1986-12-02 Hitachi, Ltd. Process for producing semiconductor devices

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3280219D1 (de) * 1981-03-11 1990-08-30 Fujitsu Ltd Verfahren zur herstellung einer halbleiteranordnung mit ausgluehen eines halbleiterkoerpers.
JPS57197827A (en) * 1981-05-29 1982-12-04 Hitachi Ltd Semiconductor substrate
JPS5814538A (ja) * 1981-07-17 1983-01-27 Fujitsu Ltd 半導体装置の製造方法
EP0098406A1 (en) * 1982-07-06 1984-01-18 Texas Instruments Incorporated Ramped nucleation of solid state phase changes
US4548654A (en) * 1983-06-03 1985-10-22 Motorola, Inc. Surface denuding of silicon wafer
JPS60133734A (ja) * 1983-12-21 1985-07-16 Mitsubishi Electric Corp 半導体装置の製造方法
JPS6120337A (ja) * 1984-07-09 1986-01-29 Nec Corp 半導体装置の製造方法
DD286460A5 (de) * 1987-03-19 1991-01-24 Akademie Der Wissenschaften Der Ddr,De Verfahren zur herstellung von mos-bauelementen mit sio tief 2/si tief 3n tief 4-isolatorschichten
US4851358A (en) * 1988-02-11 1989-07-25 Dns Electronic Materials, Inc. Semiconductor wafer fabrication with improved control of internal gettering sites using rapid thermal annealing
JPH03185831A (ja) * 1989-12-15 1991-08-13 Komatsu Denshi Kinzoku Kk 半導体装置の製造方法
US5141887A (en) * 1990-07-02 1992-08-25 Motorola, Inc. Low voltage, deep junction device and method
EP0502471A3 (en) * 1991-03-05 1995-10-11 Fujitsu Ltd Intrinsic gettering of a silicon substrate
JPH05308076A (ja) * 1992-03-03 1993-11-19 Fujitsu Ltd シリコンウエーハの酸素析出方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4597804A (en) * 1981-03-11 1986-07-01 Fujitsu Limited Methods of forming denuded zone in wafer by intrinsic gettering and forming bipolar transistor therein
US4622082A (en) * 1984-06-25 1986-11-11 Monsanto Company Conditioned semiconductor substrates
US4626450A (en) * 1984-06-25 1986-12-02 Hitachi, Ltd. Process for producing semiconductor devices

Also Published As

Publication number Publication date
CA2064486A1 (en) 1993-10-01
WO1993020582A1 (en) 1993-10-14
GB9419512D0 (en) 1994-11-16
CA2064486C (en) 2001-08-21
KR950701138A (ko) 1995-02-20
GB2280312A (en) 1995-01-25
GB2280312B (en) 1996-03-06
JPH07508613A (ja) 1995-09-21
KR100298067B1 (https=) 2001-12-01
DE4391302T1 (de) 1995-04-13
US5587325A (en) 1996-12-24

Similar Documents

Publication Publication Date Title
DE2628087C2 (https=)
DE69431385T2 (de) Verfahren zur Herstellung von Silizium-Halbleiterplättchen
DE69333173T2 (de) Verfahren zur Herstellung eines Substrates mit einer Halbleiterschicht auf einem Isolator
DE69902494T2 (de) Verfahren zur Herstellung eines einkristallinen Siliciumwafers und durch das Verfahren hergestellter einkristalliner Siliciumwafer
DE4391302B4 (de) Verfahren zur Herstellung eines Halbleiters mit einer guten Intrinsic-Getterung
DE3219441C2 (https=)
DE69934271T2 (de) Verfahren zur Wiedergewinnung eines abgetrennten Wafers und zur Wiedergewinnung verwendeter Siliziumwafer
DE112005000863B4 (de) Verfahren zur Hitzebehandlung eines Siliziumhalbleitersubstrats
EP3555348B1 (de) Halbleiterscheibe aus einkristallinem silizium und verfahren zur herstellung einer halbleiterscheibe aus einkristallinem silizium
DE3541587A1 (de) Verfahren zur herstellung eines duennen halbleiterfilms
DE4323964A1 (de) Halbleitersubstrat und Verfahren zu dessen Behandlung
EP3248215B1 (de) Epitaktisch beschichtete halbleiterscheibe und verfahren zur herstellung einer epitakisch beschichteten halbleiterscheibe
DE3029055A1 (de) Verfahren zum herstellen einer polykristallinen siliziumschicht
DE2832740A1 (de) Verfahren zum herstellen einer halbleitervorrichtung
DE1942598A1 (de) Halbleiter und Verfahren zu ihrer Herstellung
DE10393440T5 (de) Verfahren zum Behandeln von Halbleitermaterial
DE112006003447B4 (de) Prozess zur Ausbildung einer Anordnung, die eine Dünnschicht aufweist
DE112017004171T5 (de) Verfahren zum herstellen eines siliziumepitaxialwafers, siliziumepitaxialwafer und verfahren zum herstellen eines festkörperbilderfassungsbauelements
DE112021001083B4 (de) Herstellungsverfahren für Halbleitersiliziumwafer
DE69023582T2 (de) Verfahren zur Herstellung eines Halbleiterelementes mittels Ionen-Implantation.
DE112018001919T5 (de) Verfahren zum herstellen eines siliziumepitaxialwafers und siliziumepitaxialwafer
DE3313163C2 (https=)
DE2658304C2 (de) Halbleitervorrichtung
DE69222074T2 (de) Verfahren zur Herstellung eines neutronenumwandlungsdotierten Czochralski-Silizium-Einkristalls
DE3540452A1 (de) Verfahren zur herstellung eines duennschichttransistors

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8127 New person/name/address of the applicant

Owner name: ZARLINK SEMICONDUCTOR INC., KANATA, ONTARIO, CA

8127 New person/name/address of the applicant

Owner name: DALSA SEMICONDUCTOR INC., WATERLOO, ONTARIO, CA

8364 No opposition during term of opposition
R071 Expiry of right
R082 Change of representative

Representative=s name: VONNEMANN, KLOIBER & KOLLEGEN, DE

R081 Change of applicant/patentee

Owner name: TELEDYNE DALSA SEMICONDUCTOR INC., CA

Free format text: FORMER OWNER: DALSA SEMICONDUCTOR INC., WATERLOO, CA

Effective date: 20140425

Owner name: TELEDYNE DALSA SEMICONDUCTOR INC., WATERLOO, CA

Free format text: FORMER OWNER: DALSA SEMICONDUCTOR INC., WATERLOO, ONTARIO, CA

Effective date: 20140425

R082 Change of representative

Representative=s name: VONNEMANN, KLOIBER & KOLLEGEN, DE

Effective date: 20140425