DE3854142T2 - Vektorrechner. - Google Patents

Vektorrechner.

Info

Publication number
DE3854142T2
DE3854142T2 DE3854142T DE3854142T DE3854142T2 DE 3854142 T2 DE3854142 T2 DE 3854142T2 DE 3854142 T DE3854142 T DE 3854142T DE 3854142 T DE3854142 T DE 3854142T DE 3854142 T2 DE3854142 T2 DE 3854142T2
Authority
DE
Germany
Prior art keywords
register
data
read
write
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE3854142T
Other languages
German (de)
English (en)
Other versions
DE3854142D1 (de
Inventor
Satoru Hashimoto
Akira Maeda
Masahiko Yoshimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Application granted granted Critical
Publication of DE3854142D1 publication Critical patent/DE3854142D1/de
Publication of DE3854142T2 publication Critical patent/DE3854142T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors
    • G06F15/8061—Details on data memory access
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824—Operand accessing
    • G06F9/3834—Maintaining memory consistency

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Complex Calculations (AREA)
DE3854142T 1987-09-03 1988-04-20 Vektorrechner. Expired - Lifetime DE3854142T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62219152A JPS6462764A (en) 1987-09-03 1987-09-03 Vector computer

Publications (2)

Publication Number Publication Date
DE3854142D1 DE3854142D1 (de) 1995-08-17
DE3854142T2 true DE3854142T2 (de) 1995-11-09

Family

ID=16731019

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3854142T Expired - Lifetime DE3854142T2 (de) 1987-09-03 1988-04-20 Vektorrechner.

Country Status (4)

Country Link
US (1) US4967350A (enExample)
EP (1) EP0305639B1 (enExample)
JP (1) JPS6462764A (enExample)
DE (1) DE3854142T2 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5257394A (en) * 1988-10-18 1993-10-26 Japan Atomic Energy Research Institute Logical expression processing pipeline using pushdown stacks for a vector computer
JPH02109160A (ja) * 1988-10-18 1990-04-20 Japan Atom Energy Res Inst ベクトル計算機用演算装置
JPH0810451B2 (ja) * 1989-03-28 1996-01-31 日本電気株式会社 情報処理装置
EP0475209A3 (en) * 1990-09-14 1993-09-29 Siemens Aktiengesellschaft Arrangement for the determination of instructions modified by the cpu of a processor
US5247696A (en) * 1991-01-17 1993-09-21 Cray Research, Inc. Method for compiling loops having recursive equations by detecting and correcting recurring data points before storing the result to memory
US5623685A (en) * 1994-12-01 1997-04-22 Cray Research, Inc. Vector register validity indication to handle out-of-order element arrival for a vector computer with variable memory latency
US6038657A (en) * 1995-10-06 2000-03-14 Advanced Micro Devices, Inc. Scan chains for out-of-order load/store execution control
US5754812A (en) * 1995-10-06 1998-05-19 Advanced Micro Devices, Inc. Out-of-order load/store execution control
US5835747A (en) * 1996-01-26 1998-11-10 Advanced Micro Devices, Inc. Hierarchical scan logic for out-of-order load/store execution control
US6115756A (en) * 1997-06-27 2000-09-05 Sun Microsystems, Inc. Electro-optically connected multiprocessor and multiring configuration for dynamically allocating time
JP3733842B2 (ja) 2000-07-12 2006-01-11 日本電気株式会社 ベクトルスキャタ命令制御回路及びベクトル型情報処理装置
US8954484B2 (en) 2009-06-12 2015-02-10 Cray Inc. Inclusive or bit matrix to compare multiple corresponding subfields
US20100115232A1 (en) * 2008-10-31 2010-05-06 Johnson Timothy J Large integer support in vector operations
US8433883B2 (en) 2009-06-11 2013-04-30 Cray Inc. Inclusive “OR” bit matrix compare resolution of vector update conflict masks
US8583898B2 (en) * 2009-06-12 2013-11-12 Cray Inc. System and method for managing processor-in-memory (PIM) operations
US8826252B2 (en) * 2009-06-12 2014-09-02 Cray Inc. Using vector atomic memory operation to handle data of different lengths
US8458685B2 (en) * 2009-06-12 2013-06-04 Cray Inc. Vector atomic memory operation vector update system and method
JP5658556B2 (ja) * 2010-12-24 2015-01-28 富士通株式会社 メモリ制御装置、及びメモリ制御方法
US9021233B2 (en) * 2011-09-28 2015-04-28 Arm Limited Interleaving data accesses issued in response to vector access instructions

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR860001434B1 (ko) * 1980-11-21 1986-09-24 후지쑤 가부시끼가이샤 데이타 처리시 스템
JPS57134774A (en) * 1981-02-13 1982-08-20 Hitachi Ltd Vector operating device
JPS57193842A (en) * 1981-05-22 1982-11-29 Hitachi Ltd Request conflict detecting system
JPS58114274A (ja) * 1981-12-28 1983-07-07 Hitachi Ltd デ−タ処理装置
JPS58181165A (ja) * 1982-04-16 1983-10-22 Hitachi Ltd ベクトル演算プロセツサ
JPS59160267A (ja) * 1983-03-02 1984-09-10 Hitachi Ltd ベクトル処理装置
JPS59176874A (ja) * 1983-03-28 1984-10-06 Hitachi Ltd ベクトル処理装置
JPS60136875A (ja) * 1983-12-26 1985-07-20 Hitachi Ltd ベクトル演算器
US4789925A (en) * 1985-07-31 1988-12-06 Unisys Corporation Vector data logical usage conflict detection
US4734852A (en) * 1985-08-30 1988-03-29 Advanced Micro Devices, Inc. Mechanism for performing data references to storage in parallel with instruction execution on a reduced instruction-set processor

Also Published As

Publication number Publication date
EP0305639A3 (en) 1990-02-28
EP0305639A2 (en) 1989-03-08
EP0305639B1 (en) 1995-07-12
US4967350A (en) 1990-10-30
JPH0477347B2 (enExample) 1992-12-08
DE3854142D1 (de) 1995-08-17
JPS6462764A (en) 1989-03-09

Similar Documents

Publication Publication Date Title
DE68928113T2 (de) Reihenfolgesteuersystem zur Behandlung von Befehlen
DE3587277T2 (de) System fuer die umgehungssteuerung beim pipelinebetrieb eines computers.
DE68921906T2 (de) Verfahren für ein Multiprozessorsystem mit sich selbst zuordnenden Prozessoren.
DE69227664T2 (de) Hardwarekonfiguriertes Betriebssystemkern für einen Multitaskprozessor
DE68927911T2 (de) Datenverarbeitungssystem
DE4222776C2 (de) Parallelverarbeitungseinheit und Verfahren zum Ausführen von Befehlen
DE3116100C2 (de) Datenverarbeitungseinheit
DE19527031C2 (de) Verzweigungsprozessor für ein Datenverarbeitungssystem und Verfahren zum Betreiben eines Datenverarbeitungssystems
DE69627807T2 (de) Datenprozessor zum gleichzeitigen Dataladen und Durchführung einer multiplizier-addier Operation
DE69114333T2 (de) Rechner mit der Fähigkeit mehrere Befehle gleichzeitig auszuführen.
DE69434728T2 (de) Synchronisationssystem und verfahren in einem datencachesystem mit aufgeteiltem pegel
DE69636861T2 (de) Mikroprozessor mit Lade-/Speicheroperation zu/von mehreren Registern
DE2753062C2 (de) Einrichtung zur wiederholten Durchführung von Programmschleifen
DE4206062C2 (de) Pipelineverarbeitung von Instruktionen
DE69228360T2 (de) Registerlesekontrolle
DE69017178T2 (de) Datenverarbeitungssystem mit Vorrichtung zur Befehlskennzeichnung.
DE3424962C2 (enExample)
DE69418146T2 (de) Temporärer Registersatz für einen superpipeline-superskalaren Prozessor
DE3638572C2 (enExample)
DE69032174T2 (de) Datenprozessor mit der Fähigkeit, zwei Befehle gleichzeitig auszuführen
DE2953861C2 (enExample)
DE69030931T2 (de) Mehrfachsequenzprozessorsystem
DE4335475A1 (de) Datenverarbeitungseinrichtung mit Cache-Speicher
DE4207148A1 (de) Superscalar-prozessor
DE60006021T2 (de) VLIW-Prozessor und Programmkomprimierungsgerät and -verfahren

Legal Events

Date Code Title Description
8364 No opposition during term of opposition