DE3850743D1 - Verfahren und Gerät zur Nachverkapselungsprüfung von einmalig programmierbaren Speichern. - Google Patents

Verfahren und Gerät zur Nachverkapselungsprüfung von einmalig programmierbaren Speichern.

Info

Publication number
DE3850743D1
DE3850743D1 DE3850743T DE3850743T DE3850743D1 DE 3850743 D1 DE3850743 D1 DE 3850743D1 DE 3850743 T DE3850743 T DE 3850743T DE 3850743 T DE3850743 T DE 3850743T DE 3850743 D1 DE3850743 D1 DE 3850743D1
Authority
DE
Germany
Prior art keywords
post
time programmable
programmable memories
encapsulation testing
encapsulation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3850743T
Other languages
English (en)
Other versions
DE3850743T2 (de
Inventor
Paul D Shannon
Hiroyuki Oka
Paul E Grimme
Robert W Sparks
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Application granted granted Critical
Publication of DE3850743D1 publication Critical patent/DE3850743D1/de
Publication of DE3850743T2 publication Critical patent/DE3850743T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G11C29/50004—Marginal testing, e.g. race, voltage or current testing of threshold voltage
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/18—Auxiliary circuits, e.g. for writing into memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/50—Marginal testing, e.g. race, voltage or current testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/81—Threshold
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Read Only Memory (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
DE3850743T 1987-11-12 1988-10-24 Verfahren und Gerät zur Nachverkapselungsprüfung von einmalig programmierbaren Speichern. Expired - Fee Related DE3850743T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/119,528 US4809231A (en) 1987-11-12 1987-11-12 Method and apparatus for post-packaging testing of one-time programmable memories

Publications (2)

Publication Number Publication Date
DE3850743D1 true DE3850743D1 (de) 1994-08-25
DE3850743T2 DE3850743T2 (de) 1995-02-02

Family

ID=22384897

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3850743T Expired - Fee Related DE3850743T2 (de) 1987-11-12 1988-10-24 Verfahren und Gerät zur Nachverkapselungsprüfung von einmalig programmierbaren Speichern.

Country Status (6)

Country Link
US (1) US4809231A (de)
EP (1) EP0315819B1 (de)
JP (1) JP2858250B2 (de)
KR (1) KR960006423B1 (de)
DE (1) DE3850743T2 (de)
HK (1) HK1000389A1 (de)

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5142495A (en) * 1989-03-10 1992-08-25 Intel Corporation Variable load for margin mode
US7447069B1 (en) 1989-04-13 2008-11-04 Sandisk Corporation Flash EEprom system
US5172338B1 (en) * 1989-04-13 1997-07-08 Sandisk Corp Multi-state eeprom read and write circuits and techniques
EP1031992B1 (de) * 1989-04-13 2006-06-21 SanDisk Corporation EEprom-System mit Blocklöschung
US5086501A (en) * 1989-04-17 1992-02-04 Motorola, Inc. Computing system with selective operating voltage and bus speed
US5218705A (en) * 1989-04-17 1993-06-08 Motorola, Inc. Pager receiver with selective operating voltage and reduced power consumption
JPH0369096A (ja) * 1989-08-08 1991-03-25 Nec Ic Microcomput Syst Ltd 紫外線消去型ｐｒｏｍ回路
JPH03229955A (ja) * 1990-02-01 1991-10-11 Hitachi Ltd マイクロコンピュータ制御装置
JP2533221B2 (ja) * 1990-05-11 1996-09-11 株式会社東芝 ダイナミック型ランダムアクセスメモリ
US5265099A (en) * 1991-02-28 1993-11-23 Feinstein David Y Method for heating dynamic memory units whereby
GB2253489B (en) * 1991-03-06 1995-06-07 Motorola Inc Programmable read only memory
JP3080743B2 (ja) * 1991-12-27 2000-08-28 日本電気株式会社 不揮発性半導体記憶装置
US6222762B1 (en) * 1992-01-14 2001-04-24 Sandisk Corporation Multi-state memory
US5878269A (en) * 1992-03-27 1999-03-02 National Semiconductor Corporation High speed processor for operation at reduced operating voltage
US5532962A (en) * 1992-05-20 1996-07-02 Sandisk Corporation Soft errors handling in EEPROM devices
US5657332A (en) * 1992-05-20 1997-08-12 Sandisk Corporation Soft errors handling in EEPROM devices
US5452251A (en) 1992-12-03 1995-09-19 Fujitsu Limited Semiconductor memory device for selecting and deselecting blocks of word lines
TW243531B (de) * 1993-09-03 1995-03-21 Motorola Inc
US6438718B1 (en) * 1994-06-15 2002-08-20 Texas Instruments Incorporated Wordline stress mode arrangement a storage cell initialization scheme test time reduction burn-in elimination
US5870407A (en) * 1996-05-24 1999-02-09 Advanced Micro Devices, Inc. Method of screening memory cells at room temperature that would be rejected during hot temperature programming tests
US5909449A (en) * 1997-09-08 1999-06-01 Invox Technology Multibit-per-cell non-volatile memory with error detection and correction
US5912836A (en) * 1997-12-01 1999-06-15 Amic Technology, Inc. Circuit for detecting both charge gain and charge loss properties in a non-volatile memory array
US6407953B1 (en) 2001-02-02 2002-06-18 Matrix Semiconductor, Inc. Memory array organization and related test method particularly well suited for integrated circuits having write-once memory arrays
US6574158B1 (en) * 2001-09-27 2003-06-03 Cypress Semiconductor Corp. Method and system for measuring threshold of EPROM cells
US6768685B1 (en) 2001-11-16 2004-07-27 Mtrix Semiconductor, Inc. Integrated circuit memory array with fast test mode utilizing multiple word line selection and method therefor
US6842381B2 (en) * 2002-01-25 2005-01-11 Taiwan Semiconductor Manufacturing Co. Method of marginal erasure for the testing of flash memories
US7177183B2 (en) 2003-09-30 2007-02-13 Sandisk 3D Llc Multiple twin cell non-volatile memory array and logic block structure and method therefor
US7012835B2 (en) * 2003-10-03 2006-03-14 Sandisk Corporation Flash memory data correction and scrub techniques
US7173852B2 (en) * 2003-10-03 2007-02-06 Sandisk Corporation Corrected data storage and handling methods
US7315916B2 (en) * 2004-12-16 2008-01-01 Sandisk Corporation Scratch pad block
US7395404B2 (en) * 2004-12-16 2008-07-01 Sandisk Corporation Cluster auto-alignment for storing addressable data packets in a non-volatile memory array
US7716538B2 (en) * 2006-09-27 2010-05-11 Sandisk Corporation Memory with cell population distribution assisted read margining
US7886204B2 (en) * 2006-09-27 2011-02-08 Sandisk Corporation Methods of cell population distribution assisted read margining
DE102006059743B4 (de) * 2006-12-18 2010-04-29 Qimonda Ag Verfahren zum Trimmen eines Parameters eines Halbleiter-Bauelements
US7477547B2 (en) * 2007-03-28 2009-01-13 Sandisk Corporation Flash memory refresh techniques triggered by controlled scrub data reads
US7573773B2 (en) * 2007-03-28 2009-08-11 Sandisk Corporation Flash memory with data refresh triggered by controlled scrub data reads
US8472270B2 (en) 2010-07-23 2013-06-25 Analog Devices, Inc. Apparatus and method for testing one-time-programmable memory
US8508972B2 (en) 2010-07-23 2013-08-13 Analog Devices, Inc. Built-in self test for one-time-programmable memory
US8576648B2 (en) * 2011-11-09 2013-11-05 Silicon Storage Technology, Inc. Method of testing data retention of a non-volatile memory cell having a floating gate
US8687421B2 (en) 2011-11-21 2014-04-01 Sandisk Technologies Inc. Scrub techniques for use with dynamic read
US9230689B2 (en) 2014-03-17 2016-01-05 Sandisk Technologies Inc. Finding read disturbs on non-volatile memories
US9552171B2 (en) 2014-10-29 2017-01-24 Sandisk Technologies Llc Read scrub with adaptive counter management
US9978456B2 (en) 2014-11-17 2018-05-22 Sandisk Technologies Llc Techniques for reducing read disturb in partially written blocks of non-volatile memory
US9349479B1 (en) 2014-11-18 2016-05-24 Sandisk Technologies Inc. Boundary word line operation in nonvolatile memory
US9449700B2 (en) 2015-02-13 2016-09-20 Sandisk Technologies Llc Boundary word line search and open block read methods with reduced read disturb
US9653154B2 (en) 2015-09-21 2017-05-16 Sandisk Technologies Llc Write abort detection for multi-state memories
US9798481B1 (en) * 2016-06-15 2017-10-24 Winbond Electronics Corp. Memory system includes a memory controller coupled to a non-volatile memory array configured to provide special write operation to write data in the non-volatile memory array before a board mount operation is applied and provde a regular write operation after a board mount operation is applied
CN113517018B (zh) * 2020-04-10 2024-04-12 华邦电子股份有限公司 存储器装置的测试方法
US11164649B1 (en) 2020-04-20 2021-11-02 Winbond Electronics Corp. Test method for memory device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4301535A (en) * 1979-07-02 1981-11-17 Mostek Corporation Programmable read only memory integrated circuit with bit-check and deprogramming modes and methods for programming and testing said circuit
JPS56130891A (en) * 1980-03-13 1981-10-14 Nec Corp Write-in device for programmable read only memory
JPH0799640B2 (ja) * 1985-02-08 1995-10-25 株式会社日立製作所 半導体記憶装置の検査方法
US4740925A (en) * 1985-10-15 1988-04-26 Texas Instruments Incorporated Extra row for testing programmability and speed of ROMS
JPS62114200A (ja) * 1985-11-13 1987-05-25 Mitsubishi Electric Corp 半導体メモリ装置
US4718042A (en) * 1985-12-23 1988-01-05 Ncr Corporation Non-destructive method and circuit to determine the programmability of a one time programmable device
JP2660697B2 (ja) * 1987-09-02 1997-10-08 株式会社日立製作所 不揮発性記憶素子の書き込み方法

Also Published As

Publication number Publication date
EP0315819A3 (en) 1990-12-27
EP0315819A2 (de) 1989-05-17
US4809231A (en) 1989-02-28
DE3850743T2 (de) 1995-02-02
EP0315819B1 (de) 1994-07-20
HK1000389A1 (en) 1998-03-13
JP2858250B2 (ja) 1999-02-17
KR890008700A (ko) 1989-07-12
KR960006423B1 (ko) 1996-05-15
JPH01151099A (ja) 1989-06-13

Similar Documents

Publication Publication Date Title
DE3850743D1 (de) Verfahren und Gerät zur Nachverkapselungsprüfung von einmalig programmierbaren Speichern.
DE3854546D1 (de) Verfahren und Gerät zur Programmablaufmessung.
DE68917399T2 (de) Testvorrichtung und Verfahren zur Protein-Untersuchung.
DE3855472T2 (de) Verfahren und Vorrichtung zur Quantifizierung von Nuklearproteinen
DE3854334T2 (de) Verfahren und Gerät zur Bestimmung von Substanzen.
DE3877516T2 (de) Geraet und verfahren zur bohrlochmessung.
DE3486027D1 (de) Testvorrichtung und verfahren.
DE3877773D1 (de) Vorrichtung und verfahren zur impfung von fischen.
DE3751391D1 (de) Verfahren und Vorrichtung zur Speichersteuerung.
DE3871711D1 (de) Verfahren und geraet zur verbesserung der verstaendlichkeit von stimmen in hoher geraeuschumgebung.
DE3779278D1 (de) Verfahren und programmierbare vorrichtung zur umkodierung von zeichenketten.
DE3854527D1 (de) Vorrichtung und verfahren zur beschichtung von fixierungselementen.
DE68916106T2 (de) Verfahren und Gerät zur Prüfung von Tri-State-Treibern.
DE3869325D1 (de) Verfahren und vorrichtung zur pruefung von lichtwellenleiter-knotenpunkten.
DE3587927D1 (de) Verfahren und Vorrichtung zur automatischen Untersuchung von Tabletten.
DE68914738T2 (de) Gerät zur automatischen schaltungsinternen Prüfung von Teilnehmerschaltungen und Verfahren.
DE3853928T2 (de) Verfahren und Gerät zur Prüfung von Raketensystemen.
DE3789566D1 (de) Einrichtung und Verfahren zur Echtzeit-Rekonstruktion von digitalen Kartendaten.
DE3778954D1 (de) Verfahren und geraet zur wellenformkombination.
DE3764295D1 (de) Verfahren und vorrichtung zur pruefung von faeden.
DE3779334D1 (de) Verfahren und testsatz zur drogenbestimmung.
DE3881795T2 (de) Testvorrichtung und Verfahren.
DE3480893D1 (de) Geraet und verfahren zur verschleierung von sprachsignalen.
DE68912900D1 (de) Verfahren und Gerät zur Inspektion von Schichten.
PT72725A (de) Mittel und verfahren zur sterilisierung von kork

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)
8339 Ceased/non-payment of the annual fee