DE3780562D1 - Chemischer dampfniederschlag mit waermestrahlung von einer isolierschicht auf ein substrat aus iii-v-material, verwendung zur herstellung einer mis-struktur. - Google Patents
Chemischer dampfniederschlag mit waermestrahlung von einer isolierschicht auf ein substrat aus iii-v-material, verwendung zur herstellung einer mis-struktur.Info
- Publication number
- DE3780562D1 DE3780562D1 DE8787402397T DE3780562T DE3780562D1 DE 3780562 D1 DE3780562 D1 DE 3780562D1 DE 8787402397 T DE8787402397 T DE 8787402397T DE 3780562 T DE3780562 T DE 3780562T DE 3780562 D1 DE3780562 D1 DE 3780562D1
- Authority
- DE
- Germany
- Prior art keywords
- iii
- producing
- insulating layer
- chemical vapor
- heat radiation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000000463 material Substances 0.000 title 1
- 230000005855 radiation Effects 0.000 title 1
- 239000000126 substance Substances 0.000 title 1
- 239000000758 substrate Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66522—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with an active layer made of a group 13/15 material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02247—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by nitridation, e.g. nitridation of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02255—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02312—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28264—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being a III-V compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
- H01L21/31604—Deposition from a gas or vapour
- H01L21/31608—Deposition of SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/318—Inorganic layers composed of nitrides
- H01L21/3185—Inorganic layers composed of nitrides of siliconnitrides
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Formation Of Insulating Films (AREA)
- Electrodes Of Semiconductors (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR8614896A FR2605647B1 (fr) | 1986-10-27 | 1986-10-27 | Procede de depot en phase vapeur par flash thermique d'une couche isolante sur un substrat en materiau iii-v, application a la fabrication d'une structure mis |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3780562D1 true DE3780562D1 (de) | 1992-08-27 |
DE3780562T2 DE3780562T2 (de) | 1993-01-28 |
Family
ID=9340225
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8787402397T Expired - Lifetime DE3780562T2 (de) | 1986-10-27 | 1987-10-23 | Chemischer dampfniederschlag mit waermestrahlung von einer isolierschicht auf ein substrat aus iii-v-material, verwendung zur herstellung einer mis-struktur. |
Country Status (5)
Country | Link |
---|---|
US (1) | US4914059A (de) |
EP (1) | EP0266268B1 (de) |
JP (1) | JPS63172431A (de) |
DE (1) | DE3780562T2 (de) |
FR (1) | FR2605647B1 (de) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE68925879T2 (de) * | 1988-12-21 | 1996-10-02 | At & T Corp | Thermisches Oxydierungsverfahren mit verändertem Wachstum für dünne Oxide |
JP3660391B2 (ja) * | 1994-05-27 | 2005-06-15 | 株式会社東芝 | 半導体装置の製造方法 |
FR2721752B1 (fr) | 1994-06-22 | 1996-09-13 | Yves Nissim | Procédé de réalisation d'une matrice de composants à puits quantiques de structure verticale cmmandable électriquement. |
JPH1154438A (ja) * | 1997-07-31 | 1999-02-26 | Matsushita Electron Corp | 立方晶窒化物半導体装置およびその製造方法 |
US5935650A (en) * | 1997-10-17 | 1999-08-10 | Lerch; Wilfried | Method of oxidation of semiconductor wafers in a rapid thermal processing (RTP) system |
WO2002073696A1 (fr) * | 2001-03-12 | 2002-09-19 | Hitachi, Ltd. | Procede pour fabriquer un dispositif semi-conducteur a circuit integre |
EP1359614A1 (de) * | 2002-05-02 | 2003-11-05 | Agilent Technologies, Inc. - a Delaware corporation - | Halbleitersubstrate und -strukturen mit einer Oxidschicht |
US20060086977A1 (en) | 2004-10-25 | 2006-04-27 | Uday Shah | Nonplanar device with thinned lower body portion and method of fabrication |
US7518196B2 (en) | 2005-02-23 | 2009-04-14 | Intel Corporation | Field effect transistor with narrow bandgap source and drain regions and method of fabrication |
GB0509499D0 (en) * | 2005-05-11 | 2005-06-15 | Univ Surrey | Use of thermal barrier for low temperature growth of nanostructures using top-down heating approach |
US7547637B2 (en) | 2005-06-21 | 2009-06-16 | Intel Corporation | Methods for patterning a semiconductor film |
US20070090416A1 (en) * | 2005-09-28 | 2007-04-26 | Doyle Brian S | CMOS devices with a single work function gate electrode and method of fabrication |
US7485503B2 (en) * | 2005-11-30 | 2009-02-03 | Intel Corporation | Dielectric interface for group III-V semiconductor device |
US8183556B2 (en) | 2005-12-15 | 2012-05-22 | Intel Corporation | Extreme high mobility CMOS logic |
US8143646B2 (en) * | 2006-08-02 | 2012-03-27 | Intel Corporation | Stacking fault and twin blocking barrier for integrating III-V on Si |
US7842587B2 (en) * | 2008-01-30 | 2010-11-30 | Freescale Semiconductor, Inc. | III-V MOSFET fabrication and device |
US8362566B2 (en) | 2008-06-23 | 2013-01-29 | Intel Corporation | Stress in trigate devices using complimentary gate fill materials |
US11270911B2 (en) * | 2020-05-06 | 2022-03-08 | Applied Materials Inc. | Doping of metal barrier layers |
US11587873B2 (en) | 2020-05-06 | 2023-02-21 | Applied Materials, Inc. | Binary metal liner layers |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4081313A (en) * | 1975-01-24 | 1978-03-28 | Applied Materials, Inc. | Process for preparing semiconductor wafers with substantially no crystallographic slip |
JPS56100412A (en) * | 1979-12-17 | 1981-08-12 | Sony Corp | Manufacture of semiconductor device |
US4371587A (en) * | 1979-12-17 | 1983-02-01 | Hughes Aircraft Company | Low temperature process for depositing oxide layers by photochemical vapor deposition |
JPS5710240A (en) * | 1980-06-20 | 1982-01-19 | Sony Corp | Forming method of insulating film |
US4532695A (en) * | 1982-07-02 | 1985-08-06 | The United States Of America As Represented By The Secretary Of The Air Force | Method of making self-aligned IGFET |
US4698486A (en) * | 1984-02-28 | 1987-10-06 | Tamarack Scientific Co., Inc. | Method of heating semiconductor wafers in order to achieve annealing, silicide formation, reflow of glass passivation layers, etc. |
DE3680623D1 (de) * | 1985-02-28 | 1991-09-05 | Sony Corp | Verfahren zur herstellung isolierender oxid-schichten auf einem halbleiterkoerper. |
-
1986
- 1986-10-27 FR FR8614896A patent/FR2605647B1/fr not_active Expired - Lifetime
-
1987
- 1987-10-23 DE DE8787402397T patent/DE3780562T2/de not_active Expired - Lifetime
- 1987-10-23 EP EP87402397A patent/EP0266268B1/de not_active Expired - Lifetime
- 1987-10-27 JP JP62269500A patent/JPS63172431A/ja active Pending
-
1988
- 1988-08-19 US US07/236,325 patent/US4914059A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE3780562T2 (de) | 1993-01-28 |
US4914059A (en) | 1990-04-03 |
JPS63172431A (ja) | 1988-07-16 |
EP0266268A1 (de) | 1988-05-04 |
EP0266268B1 (de) | 1992-07-22 |
FR2605647B1 (fr) | 1993-01-29 |
FR2605647A1 (fr) | 1988-04-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3780562T2 (de) | Chemischer dampfniederschlag mit waermestrahlung von einer isolierschicht auf ein substrat aus iii-v-material, verwendung zur herstellung einer mis-struktur. | |
DE3876120D1 (de) | Chemisches gasphasenabscheidungsverfahren zur herstellung einer kohlenstoffschicht. | |
DE2967704D1 (de) | Verfahren zur herstellung einer halbleiteranordnung mit einer isolierschicht. | |
DE68905265D1 (de) | Glaskeramisches substrat mit einer elektrisch leitenden schicht. | |
DE3685709T2 (de) | Substratstruktur zur herstellung einer halbleiterverbundanordnung. | |
ATA165181A (de) | Verfahren zur herstellung einer freitragenden schicht auf einem plaettchenfoermigen, hochtemperaturbestaendigen substrat | |
DE3777603D1 (de) | Verfahren zur herstellung einer halbleiteranordnung mit einem halbleitersubstrat, das feldoxidzonen an seiner oberflaeche enthaelt. | |
DE3766940D1 (de) | Verfahren zur herstellung einer planaren polymerischen bedeckung auf einem substrat. | |
DE68918124D1 (de) | Beschichtungsflüssigkeit zur Herstellung einer Oxidschicht. | |
DE3874411T2 (de) | Verfahren zur herstellung einer halbleiteranordnung mit einer schicht aus titan-wolfram. | |
DE3382208D1 (de) | Monolithisches vielschichtkeramiksubstrat mit mindestens einer dielektrischen schicht aus einem material mit perovskit-struktur. | |
DE3684581D1 (de) | Verfahren zur herstellung von quaternaeren oder pentaternaeren halbleiterverbindungen durch mbe mit am substrat uebereinstimmender kristallographischer ordnung. | |
DE59203585D1 (de) | Verfahren zur Herstellung einer Solarzelle aus einer Substratscheibe. | |
DE3868178D1 (de) | Verfahren zur herstellung einer leitenden struktur auf einem substrat. | |
DE3772845D1 (de) | Widerstandsfaehige, elektrische zusammensetzung, damit beschichtete substrate und verfahren zu deren herstellung. | |
DE3780554T2 (de) | Substrierschicht fuer ein farblieferndes element zur verwendung in einer thermischen farbstoffuebertragung. | |
DE3581919D1 (de) | Verfahren zur herstellung von halbleiterbauelementen mit einer sauerstoff enthaltenden polykristallinen siliciumschicht. | |
DE3784537D1 (de) | Herstellungsverfahren einer niedergeschlagenen schicht. | |
DE69016283D1 (de) | Substrat mit einer supraleitenden Schicht. | |
DE3578618D1 (de) | Verfahren zur herstellung von halbleiteranordnungen mit einer ueberlagerten schicht aus polykristallinem silizium. | |
DE59202154D1 (de) | Verfahren zur herstellung einer leuchtstoffschicht auf einem substrat. | |
DE3852453D1 (de) | Film aus mindestens einer monomolekularen Schicht. | |
DE3787662D1 (de) | Herstellung von Halbleiterbauelementen unter Verwendung gemusterter Metallschichten. | |
DE3883655D1 (de) | Film aus mindestens einer monomolekularen Schicht. | |
DE3669549D1 (de) | Verfahren zur herstellung einer halbleiteranordnung, die das kristalline abscheiden aus der gasphase von schichten auf ein substrat beinhaltet. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |