DE3779150D1 - Multiprozessorsystem. - Google Patents

Multiprozessorsystem.

Info

Publication number
DE3779150D1
DE3779150D1 DE8787101820T DE3779150T DE3779150D1 DE 3779150 D1 DE3779150 D1 DE 3779150D1 DE 8787101820 T DE8787101820 T DE 8787101820T DE 3779150 T DE3779150 T DE 3779150T DE 3779150 D1 DE3779150 D1 DE 3779150D1
Authority
DE
Germany
Prior art keywords
multiprocessor system
multiprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8787101820T
Other languages
English (en)
Inventor
Hirotada Ueda
Kanji Kato
Hitoshi Matsushima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Application granted granted Critical
Publication of DE3779150D1 publication Critical patent/DE3779150D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8015—One dimensional arrays, e.g. rings, linear arrays, buses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Multi Processors (AREA)
  • Image Processing (AREA)
  • Memory System (AREA)
DE8787101820T 1986-03-08 1987-02-10 Multiprozessorsystem. Expired - Lifetime DE3779150D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61051236A JPH0740252B2 (ja) 1986-03-08 1986-03-08 マルチプロセツサシステム

Publications (1)

Publication Number Publication Date
DE3779150D1 true DE3779150D1 (de) 1992-06-25

Family

ID=12881312

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8787101820T Expired - Lifetime DE3779150D1 (de) 1986-03-08 1987-02-10 Multiprozessorsystem.

Country Status (4)

Country Link
US (1) US4979096A (de)
EP (1) EP0236762B1 (de)
JP (1) JPH0740252B2 (de)
DE (1) DE3779150D1 (de)

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6481066A (en) * 1987-09-24 1989-03-27 Nec Corp Connection system for multi-processor
FR2622989B1 (fr) * 1987-11-06 1992-11-27 Thomson Csf Machine multiprocesseur reconfigurable pour traitement du signal
FR2623310B1 (fr) * 1987-11-16 1990-02-16 Commissariat Energie Atomique Dispositif de traitement de donnees relatives a des elements d'image
US5046190A (en) * 1988-09-06 1991-09-03 Allen-Bradley Company, Inc. Pipeline image processor
DE68920388T2 (de) * 1988-09-19 1995-05-11 Fujitsu Ltd Paralleles Rechnersystem mit Verwendung eines SIMD-Verfahrens.
WO1990004236A1 (en) * 1988-10-04 1990-04-19 Gems Of Cambridge Limited Improved data processing
JPH02111996A (ja) * 1988-10-21 1990-04-24 Nec Corp ラスタ演算処理装置
US5262965A (en) * 1988-10-31 1993-11-16 Bts-Broadcast Television Systems, Inc. System and method for high speed computer graphics image computation using a parallel connected, asynchronous multiprocessor ring coupled to a synchronous special purpose video processing ring
US5165036A (en) * 1989-01-31 1992-11-17 Sharp Kabushiki Kaisha Parallel processing development system with debugging device includes facilities for schematically displaying execution state of data driven type processor
US5155820A (en) * 1989-02-21 1992-10-13 Gibson Glenn A Instruction format with designations for operand lengths of byte, half word, word, or double word encoded in address bits
CA2016348C (en) * 1989-05-10 2002-02-05 Kenichi Asano Multiprocessor type time varying image encoding system and image processor
NL8901825A (nl) * 1989-07-14 1991-02-01 Philips Nv Pijplijnsysteem met multi-resolutie dataverwerking op echte-tijd-basis.
AU641418B2 (en) * 1989-09-20 1993-09-23 Fujitsu Limited A parallel data processing system for processing and transmitting data concurrently
US5214644A (en) * 1989-10-17 1993-05-25 Matsushita Electric Industrial Co., Ltd. Electronic device with data transmission function
US5197130A (en) * 1989-12-29 1993-03-23 Supercomputer Systems Limited Partnership Cluster architecture for a highly parallel scalar/vector multiprocessor system
US5623650A (en) * 1989-12-29 1997-04-22 Cray Research, Inc. Method of processing a sequence of conditional vector IF statements
US6675333B1 (en) * 1990-03-30 2004-01-06 Texas Instruments Incorporated Integrated circuit with serial I/O controller
WO1992002883A1 (en) * 1990-08-03 1992-02-20 Du Pont Pixel Systems Limited Parallel-processing systems
JPH04290155A (ja) * 1991-03-19 1992-10-14 Fujitsu Ltd 並列データ処理方式
JPH04293151A (ja) * 1991-03-20 1992-10-16 Fujitsu Ltd 並列データ処理方式
US5361370A (en) * 1991-10-24 1994-11-01 Intel Corporation Single-instruction multiple-data processor having dual-ported local memory architecture for simultaneous data transmission on local memory ports and global port
WO1993011503A1 (en) * 1991-12-06 1993-06-10 Norman Richard S Massively-parallel direct output processor array
US5251312A (en) * 1991-12-30 1993-10-05 Sun Microsystems, Inc. Method and apparatus for the prevention of race conditions during dynamic chaining operations
FR2686175B1 (fr) * 1992-01-14 1996-12-20 Andre Thepaut Systeme de traitement de donnees multiprocesseur.
US5450603A (en) * 1992-12-18 1995-09-12 Xerox Corporation SIMD architecture with transfer register or value source circuitry connected to bus
US5398315A (en) * 1992-12-30 1995-03-14 North American Philips Corporation Multi-processor video display apparatus
JP3277399B2 (ja) * 1993-01-27 2002-04-22 ソニー株式会社 画像処理用汎用プロセッサ
JPH06274463A (ja) * 1993-03-19 1994-09-30 Hitachi Ltd データ通信システム
JP3193525B2 (ja) * 1993-05-31 2001-07-30 キヤノン株式会社 情報処理装置
CN1042678C (zh) * 1994-09-16 1999-03-24 联华电子股份有限公司 一种图形处理装置的串接装置及方法
US5613156A (en) * 1994-09-27 1997-03-18 Eastman Kodak Company Imaging system with 1-N Parallel channels, each channel has a programmable amplifier and ADC with serial controller linking and controlling the amplifiers and ADCs
JPH08194679A (ja) * 1995-01-19 1996-07-30 Texas Instr Japan Ltd ディジタル信号処理方法及び装置並びにメモリセル読出し方法
US5948089A (en) * 1997-09-05 1999-09-07 Sonics, Inc. Fully-pipelined fixed-latency communications system with a real time dynamic bandwidth allocation
IL135953A0 (en) 1997-11-07 2001-05-20 Bops Inc Methods and apparatus for efficient synchronous mimd operations with ivliw pe-to-pe communication
US6515760B1 (en) * 1998-09-09 2003-02-04 Eastman Kodak Company Method and apparatus for manipulating digital image data
US6754805B1 (en) * 2000-08-07 2004-06-22 Transwitch Corporation Method and apparatus for configurable multi-cell digital signal processing employing global parallel configuration
US7027665B1 (en) * 2000-09-29 2006-04-11 Microsoft Corporation Method and apparatus for reducing image acquisition time in a digital imaging device
US7043579B2 (en) * 2002-12-05 2006-05-09 International Business Machines Corporation Ring-topology based multiprocessor data access bus
US20040255096A1 (en) * 2003-06-11 2004-12-16 Norman Richard S. Method for continuous linear production of integrated circuits
US20060149921A1 (en) * 2004-12-20 2006-07-06 Lim Soon C Method and apparatus for sharing control components across multiple processing elements
JP2007034943A (ja) * 2005-07-29 2007-02-08 Sony Corp 共有メモリ装置
JP4975288B2 (ja) * 2005-09-05 2012-07-11 ソニー株式会社 共有メモリ装置
EP1984830A1 (de) * 2006-02-17 2008-10-29 Mentor Graphics Corporation Ringbus in einer emulationsumgebung
JP4934356B2 (ja) * 2006-06-20 2012-05-16 株式会社日立製作所 映像処理エンジンおよびそれを含む映像処理システム
US20120030448A1 (en) * 2009-03-30 2012-02-02 Nec Corporation Single instruction multiple date (simd) processor having a plurality of processing elements interconnected by a ring bus
JP5756594B2 (ja) * 2009-11-20 2015-07-29 セイコーエプソン株式会社 画像処理装置、画像処理方法
JP5708303B2 (ja) * 2011-06-29 2015-04-30 富士通株式会社 画像処理装置、画像処理方法および画像処理プログラム
WO2019148482A1 (en) * 2018-02-05 2019-08-08 Cisco Technology, Inc. Configurable storage server with multiple sockets

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2438536C2 (de) * 1974-08-10 1985-12-12 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V., 8000 München Multiprozessoranordnung mit räumlich verteilten Mikroprozessorstationen
US4149242A (en) * 1977-05-06 1979-04-10 Bell Telephone Laboratories, Incorporated Data interface apparatus for multiple sequential processors
IT1118355B (it) * 1979-02-15 1986-02-24 Cselt Centro Studi Lab Telecom Sistema di interconnessione tra processori
US4524455A (en) * 1981-06-01 1985-06-18 Environmental Research Inst. Of Michigan Pipeline processor
JPS6053349B2 (ja) * 1981-06-19 1985-11-25 株式会社日立製作所 画像処理プロセツサ
US4663706A (en) * 1982-10-28 1987-05-05 Tandem Computers Incorporated Multiprocessor multisystem communications network
US4491915A (en) * 1982-11-30 1985-01-01 Rca Corporation Multiprocessor-memory data transfer network
JPS59176838A (ja) * 1983-03-28 1984-10-06 Dainippon Screen Mfg Co Ltd 画像演算処理方法
JPH0642237B2 (ja) * 1983-12-28 1994-06-01 株式会社日立製作所 並列処理装置

Also Published As

Publication number Publication date
JPH0740252B2 (ja) 1995-05-01
EP0236762B1 (de) 1992-05-20
JPS62208158A (ja) 1987-09-12
US4979096A (en) 1990-12-18
EP0236762A1 (de) 1987-09-16

Similar Documents

Publication Publication Date Title
DE3779150D1 (de) Multiprozessorsystem.
DE3750938D1 (de) Multiprozessorsystem.
DE3585511D1 (de) Multiprozessorsystem.
DE3687426D1 (de) Mehrprozessorsystem-architektur.
NL192637B (nl) Stelselprocessor.
NO912941D0 (no) Lineaermotor-fremdriftssystem.
FI872254A (fi) Positionskaennande system foer ett roerligt foeremaol.
DE3789989D1 (de) Bilderzeugungssystem.
DE3483029D1 (de) Multiprozessor-system.
FI883560A0 (fi) System foer att bestaemma en fysikalisk storhets extremvaerde.
FI862627A0 (fi) System foer reglerande av en krans hastighet.
DE3684293D1 (de) Vielfachprozessorsystem.
NO873093D0 (no) Datamaskin-assistert konstruksjonssystem.
DE3781040D1 (de) Fluessigkeitsentwicklungssystem.
DE3779491D1 (de) Fluessigentwicklungssystem.
DE3776010D1 (de) Kopiersystem.
DE3787252D1 (de) Ortungssystem.
DE3785938D1 (de) Optisches system.
FI843713L (fi) Meddelandeorienterad avbrytningsmekanism foer multiprocessor system.
NO880055D0 (no) Lokaliseringssystem.
DE3581144D1 (de) Verteiltes multiverarbeitungssystem.
DE3750530D1 (de) Mehrfachrechnersystem.
DE3787161D1 (de) Datenbanksystem.
DE3772467D1 (de) Belichtungssystem.
FI884661A (fi) System foer en bearbetningsmaskins laoshylsspindel.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee