DE3683273D1 - Elementplazierung durch fortschreitende einfuegung in ein integriertes system. - Google Patents

Elementplazierung durch fortschreitende einfuegung in ein integriertes system.

Info

Publication number
DE3683273D1
DE3683273D1 DE8686115151T DE3683273T DE3683273D1 DE 3683273 D1 DE3683273 D1 DE 3683273D1 DE 8686115151 T DE8686115151 T DE 8686115151T DE 3683273 T DE3683273 T DE 3683273T DE 3683273 D1 DE3683273 D1 DE 3683273D1
Authority
DE
Germany
Prior art keywords
integrated system
element placement
continuous insertion
continuous
placement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8686115151T
Other languages
English (en)
Inventor
Kurt Douglas Carpenter
Roger Kent Jackson
Keith Wesley Lallier
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE3683273D1 publication Critical patent/DE3683273D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/392—Floor-planning or layout, e.g. partitioning or placement

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Architecture (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
DE8686115151T 1985-11-21 1986-10-31 Elementplazierung durch fortschreitende einfuegung in ein integriertes system. Expired - Fee Related DE3683273D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/800,569 US4754408A (en) 1985-11-21 1985-11-21 Progressive insertion placement of elements on an integrated circuit

Publications (1)

Publication Number Publication Date
DE3683273D1 true DE3683273D1 (de) 1992-02-13

Family

ID=25178749

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8686115151T Expired - Fee Related DE3683273D1 (de) 1985-11-21 1986-10-31 Elementplazierung durch fortschreitende einfuegung in ein integriertes system.

Country Status (4)

Country Link
US (1) US4754408A (de)
EP (1) EP0229248B1 (de)
JP (1) JPS62128166A (de)
DE (1) DE3683273D1 (de)

Families Citing this family (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0770598B2 (ja) * 1986-03-20 1995-07-31 株式会社東芝 半導体集積回路装置の配線方法
US4811244A (en) * 1986-09-26 1989-03-07 Hitachi, Ltd. Drawing information management system
JPH0793358B2 (ja) * 1986-11-10 1995-10-09 日本電気株式会社 ブロック配置処理方式
JPS63199421A (ja) * 1987-02-16 1988-08-17 Toshiba Corp 荷電ビ−ム描画方法
JP2635617B2 (ja) * 1987-09-29 1997-07-30 株式会社東芝 半導体素子特性評価用の直交格子点の発生方法
US5684723A (en) * 1987-11-16 1997-11-04 Fujitsu Limited Device simulation method and device simulator
US4916627A (en) * 1987-12-02 1990-04-10 International Business Machines Corporation Logic path length reduction using boolean minimization
JP2564344B2 (ja) * 1987-12-23 1996-12-18 株式会社日立製作所 半導体集積回路の設計方式
US5159682A (en) * 1988-10-28 1992-10-27 Matsushita Electric Industrial Co., Ltd. System for optimizing a physical organization of elements of an integrated circuit chip through the convergence of a redundancy function
US5032991A (en) * 1988-12-14 1991-07-16 At&T Ball Laboratories Method for routing conductive paths
JP2536125B2 (ja) * 1989-02-15 1996-09-18 日本電気株式会社 配置処理方式
JPH02236779A (ja) * 1989-03-10 1990-09-19 Nec Corp スキャンパス接続方式
JPH02242474A (ja) * 1989-03-16 1990-09-26 Hitachi Ltd 素子配置最適化方法及び装置並びに最適配置判定方法及び装置
JP2863550B2 (ja) * 1989-06-08 1999-03-03 株式会社日立製作所 配置最適化方法及び配置最適化装置と回路設計装置
JP2831703B2 (ja) * 1989-06-23 1998-12-02 株式会社東芝 自動フロアプラン演算装置
US5309371A (en) * 1989-06-28 1994-05-03 Kawasaki Steel Corporation Method of and apparatus for designing circuit block layout in integrated circuit
EP0431532B1 (de) * 1989-12-04 2001-04-18 Matsushita Electric Industrial Co., Ltd. Plazierungsoptimierungssystem mit Hilfe von CAD
JP2584099B2 (ja) * 1990-04-13 1997-02-19 松下電器産業株式会社 部品配置位置改良方法および部品配置位置改良装置
US5218551A (en) * 1990-04-30 1993-06-08 International Business Machines Corporation Timing driven placement
US5337252A (en) * 1991-10-01 1994-08-09 International Business Machines Corporation Delta-I noise minimization
JP3220250B2 (ja) * 1992-01-09 2001-10-22 株式会社東芝 セル自動配置方法
US5363313A (en) * 1992-02-28 1994-11-08 Cadence Design Systems, Inc. Multiple-layer contour searching method and apparatus for circuit building block placement
US5493510A (en) * 1992-11-10 1996-02-20 Kawasaki Steel Corporation Method of and apparatus for placing blocks in semiconductor integrated circuit
US5729469A (en) * 1992-12-07 1998-03-17 Matsushita Electric Industrial Co., Ltd. Wiring method and system for integrated circuit
JPH0721229A (ja) * 1993-06-24 1995-01-24 Fujitsu Ltd 分配系付加回路自動発生処理方式
US5481474A (en) * 1993-07-22 1996-01-02 Cadence Design Systems, Inc. Double-sided placement of components on printed circuit board
JPH0786556A (ja) * 1993-09-17 1995-03-31 Nec Corp 四面体分割方式
JPH0793386A (ja) * 1993-09-28 1995-04-07 Fujitsu Ltd Ｌｓｉ実装設計システム
JPH07152802A (ja) * 1993-12-01 1995-06-16 Nec Corp 配線設計方法
WO1995020197A1 (en) * 1994-01-25 1995-07-27 Advantage Logic, Inc. Apparatus and method for partitioning resources for interconnections
JP3192057B2 (ja) * 1994-03-18 2001-07-23 富士通株式会社 配線プログラム生成方法及びその装置
US5495419A (en) * 1994-04-19 1996-02-27 Lsi Logic Corporation Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing
US5535134A (en) * 1994-06-03 1996-07-09 International Business Machines Corporation Object placement aid
US6272668B1 (en) 1994-12-14 2001-08-07 Hyundai Electronics America, Inc. Method for cell swapping to improve pre-layout to post-layout timing
AU4866596A (en) * 1995-02-07 1996-08-27 Silicon Valley Research, Inc. Integrated circuit layout
US5856927A (en) * 1995-05-01 1999-01-05 Vlsi Technology, Inc. Method for automatically routing circuits of very large scale integration (VLSI)
US5838583A (en) * 1996-04-12 1998-11-17 Cadence Design Systems, Inc. Optimized placement and routing of datapaths
US5835381A (en) * 1996-06-28 1998-11-10 Lsi Logic Corporation Advanced modular cell placement system with minimizing maximal cut driven affinity system
US5844811A (en) * 1996-06-28 1998-12-01 Lsi Logic Corporation Advanced modular cell placement system with universal affinity driven discrete placement optimization
US5812740A (en) * 1996-06-28 1998-09-22 Lsi Logic Corporation Advanced modular cell placement system with neighborhood system driven optimization
US6026223A (en) * 1996-06-28 2000-02-15 Scepanovic; Ranko Advanced modular cell placement system with overlap remover with minimal noise
US5892688A (en) * 1996-06-28 1999-04-06 Lsi Logic Corporation Advanced modular cell placement system with iterative one dimensional preplacement optimization
US5963455A (en) * 1996-06-28 1999-10-05 Lsi Logic Corporation Advanced modular cell placement system with functional sieve optimization technique
US5870311A (en) * 1996-06-28 1999-02-09 Lsi Logic Corporation Advanced modular cell placement system with fast procedure for finding a levelizing cut point
US5867398A (en) * 1996-06-28 1999-02-02 Lsi Logic Corporation Advanced modular cell placement system with density driven capacity penalty system
US5872718A (en) * 1996-06-28 1999-02-16 Lsi Logic Corporation Advanced modular cell placement system
US6085032A (en) * 1996-06-28 2000-07-04 Lsi Logic Corporation Advanced modular cell placement system with sinusoidal optimization
US6067409A (en) * 1996-06-28 2000-05-23 Lsi Logic Corporation Advanced modular cell placement system
US5870312A (en) * 1996-06-28 1999-02-09 Lsi Logic Corporation Advanced modular cell placement system with dispersion-driven levelizing system
US5914888A (en) * 1996-06-28 1999-06-22 Lsi Logic Corporation Advanced modular cell placement system with coarse overflow remover
US6030110A (en) * 1996-06-28 2000-02-29 Lsi Logic Corporation Advanced modular cell placement system with median control and increase in resolution
US5831863A (en) * 1996-06-28 1998-11-03 Lsi Logic Corporation Advanced modular cell placement system with wire length driven affinity system
US5808899A (en) * 1996-06-28 1998-09-15 Lsi Logic Corporation Advanced modular cell placement system with cell placement crystallization
US6189132B1 (en) * 1998-04-09 2001-02-13 International Business Machines Corporation Design rule correction system and method
US6532439B2 (en) 1998-06-18 2003-03-11 Sun Microsystems, Inc. Method for determining the desired decoupling components for power distribution systems
US6385565B1 (en) * 1998-06-18 2002-05-07 Sun Microsystems, Inc. System and method for determining the desired decoupling components for power distribution systems using a computer system
US6792582B1 (en) 2000-11-15 2004-09-14 International Business Machines Corporation Concurrent logical and physical construction of voltage islands for mixed supply voltage designs
US6789241B2 (en) * 2002-10-31 2004-09-07 Sun Microsystems, Inc. Methodology for determining the placement of decoupling capacitors in a power distribution system
US20050257178A1 (en) * 2004-05-14 2005-11-17 Daems Walter Pol M Method and apparatus for designing electronic circuits
US20080133440A1 (en) * 2006-12-05 2008-06-05 International Business Machines Corporation System, method and program for determining which parts of a product to replace
US8413087B1 (en) * 2010-03-26 2013-04-02 Cadence Design Systems, Inc. Method and mechanism for implementing region query using hierarchical grids
US8769457B2 (en) 2012-06-30 2014-07-01 International Business Machines Corporation Separate refinement of local wirelength and local module density in intermediate placement of an integrated circuit design
US9209036B2 (en) 2014-02-24 2015-12-08 International Business Machines Corporation Method for controlling the profile of an etched metallic layer

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1502554A (de) * 1965-12-01 1968-02-07
US3653072A (en) * 1970-01-08 1972-03-28 Texas Instruments Inc Process for producing circuit artwork utilizing a data processing machine
US3702004A (en) * 1970-01-08 1972-10-31 Texas Instruments Inc Process and system for routing interconnections between logic system elements
US3629843A (en) * 1970-05-11 1971-12-21 Bell Telephone Labor Inc Machine process for assigning interconnected components to locations in a planar matrix
US4495559A (en) * 1981-11-02 1985-01-22 International Business Machines Corporation Optimization of an organization of many discrete elements
US4593363A (en) * 1983-08-12 1986-06-03 International Business Machines Corporation Simultaneous placement and wiring for VLSI chips
US4630219A (en) * 1983-11-23 1986-12-16 International Business Machines Corporation Element placement method
US4615011A (en) * 1983-12-19 1986-09-30 Ibm Iterative method for establishing connections and resulting product

Also Published As

Publication number Publication date
EP0229248B1 (de) 1992-01-02
US4754408A (en) 1988-06-28
EP0229248A2 (de) 1987-07-22
JPS62128166A (ja) 1987-06-10
EP0229248A3 (en) 1988-07-20

Similar Documents

Publication Publication Date Title
DE3683273D1 (de) Elementplazierung durch fortschreitende einfuegung in ein integriertes system.
DE3750064D1 (de) Ein elektronischer Verbinder.
MX161358A (es) Mejoras en un sistema de ortodoncia
DE3886980T2 (de) Vorrichtung mit Durchflusszelle.
FI864323A0 (fi) Absorberande vaevnad foer engaongsartikel.
DK527286A (da) Elektronisk kreditkort med mikromodul
DE3650258T2 (de) IC-Karte.
DE3578467D1 (de) Individueller parkmeter.
NO874883D0 (no) Elektromagnetisk stroemningsmaaler.
DE3677686D1 (de) Ic-karte.
NL187371C (nl) Elektromagnetische doorstromingsmeter.
DE3787183D1 (de) Elektromagnetischer Durchflussmesser.
IT1185234B (it) Dispositivo di pompaggio di combustibile
ES557008A0 (es) Perfeccionamientos en un aparato reorientador de objetos
DE3575495D1 (de) In eine elektronenroehre eingebauter widerstand.
FI844903L (fi) Anordning foer att slao in en artikel med en toejbar plastfilm.
FR2592231B1 (fr) Dispositif gyromagnetique miniature et procede d'assemblage de ce dispositif.
DE3588135D1 (de) Elektronisches Identifizierungssystem
DE3671134D1 (de) Galvanisches element.
DE3673048D1 (en) Durch kompression formbares aromatisches polyamidpulver.
DE3679146D1 (de) Chipkartensystem.
IT1185242B (it) Dispositivo di pompaggaggio di combustibile
IT8521537A0 (it) Dispositivo di pompaggio dicombustibile.
DE3676531D1 (de) Elektronisches geraet.
IT1200674B (it) Dispositivo di pompaggio di combustibile

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee