DE3682758D1 - Fehlererkennung und -korrektur mit integriertem schaltkreis und automatischer selbstkontrolleund verfahren dazu. - Google Patents

Fehlererkennung und -korrektur mit integriertem schaltkreis und automatischer selbstkontrolleund verfahren dazu.

Info

Publication number
DE3682758D1
DE3682758D1 DE8686904016T DE3682758T DE3682758D1 DE 3682758 D1 DE3682758 D1 DE 3682758D1 DE 8686904016 T DE8686904016 T DE 8686904016T DE 3682758 T DE3682758 T DE 3682758T DE 3682758 D1 DE3682758 D1 DE 3682758D1
Authority
DE
Germany
Prior art keywords
bits
input
chips
chip
input data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8686904016T
Other languages
English (en)
Inventor
Duane W Leslie
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Unisys Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/750,439 external-priority patent/US4739505A/en
Priority claimed from US06/750,440 external-priority patent/US4723245A/en
Application filed by Unisys Corp filed Critical Unisys Corp
Application granted granted Critical
Publication of DE3682758D1 publication Critical patent/DE3682758D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1608—Error detection by comparing the output signals of redundant hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Detection And Correction Of Errors (AREA)
  • Error Detection And Correction (AREA)
  • Radio Relay Systems (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
DE8686904016T 1985-07-01 1986-06-17 Fehlererkennung und -korrektur mit integriertem schaltkreis und automatischer selbstkontrolleund verfahren dazu. Expired - Fee Related DE3682758D1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US06/750,439 US4739505A (en) 1985-07-01 1985-07-01 IC chip error detecting and correcting apparatus with automatic self-checking of chip operation
US06/750,440 US4723245A (en) 1985-07-01 1985-07-01 IC chip error detecting and correcting method including automatic self-checking of chip operation
PCT/US1986/001295 WO1987000315A1 (en) 1985-07-01 1986-06-17 Ic chip error detecting and correcting with automatic self-checking

Publications (1)

Publication Number Publication Date
DE3682758D1 true DE3682758D1 (de) 1992-01-16

Family

ID=27115273

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8686904016T Expired - Fee Related DE3682758D1 (de) 1985-07-01 1986-06-17 Fehlererkennung und -korrektur mit integriertem schaltkreis und automatischer selbstkontrolleund verfahren dazu.

Country Status (5)

Country Link
EP (1) EP0229112B1 (de)
JP (1) JP2555336B2 (de)
AT (1) ATE70136T1 (de)
DE (1) DE3682758D1 (de)
WO (1) WO1987000315A1 (de)

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2133323C3 (de) * 1971-07-05 1974-08-08 Ibm Deutschland Gmbh, 7000 Stuttgart Fehlererkennungs- und Korrekturschaltung für binäre Datensignale
US3781796A (en) * 1972-10-16 1973-12-25 Bell Telephone Labor Inc Error detecting translator
US3931505A (en) * 1974-03-13 1976-01-06 Bell Telephone Laboratories, Incorporated Program controlled data processor
US4020460A (en) * 1975-11-13 1977-04-26 Ibm Corporation Method and apparatus of checking to determine if a signal is present on more than one of n lines
JPS5848939B2 (ja) * 1977-12-23 1983-11-01 富士通株式会社 エラ−訂正処理装置
US4176258A (en) * 1978-05-01 1979-11-27 Intel Corporation Method and circuit for checking integrated circuit chips
US4233682A (en) * 1978-06-15 1980-11-11 Sperry Corporation Fault detection and isolation system
JPS55117336A (en) * 1979-03-02 1980-09-09 Kagaku Gijutsucho Hoshasen Igaku Sogo Kenkyusho Logic circuit
JPS56132642U (de) * 1980-03-06 1981-10-07
JPS57152599A (en) * 1981-03-17 1982-09-20 Fujitsu Ltd Error correcting device
JPS59743A (ja) * 1982-06-26 1984-01-05 Toshiba Corp Ｅｃｃ回路診断方式
GB2124806B (en) * 1982-08-06 1986-05-14 Sony Corp Method of correcting errors in binary data
JPS5932048A (ja) * 1982-08-17 1984-02-21 Mitsubishi Electric Corp 論理信号検査回路
US4541094A (en) * 1983-03-21 1985-09-10 Sequoia Systems, Inc. Self-checking computer circuitry
JPS6022769A (ja) * 1983-07-18 1985-02-05 Sony Corp シ−トレコ−ダのパツド

Also Published As

Publication number Publication date
EP0229112A1 (de) 1987-07-22
JP2555336B2 (ja) 1996-11-20
EP0229112B1 (de) 1991-12-04
ATE70136T1 (de) 1991-12-15
EP0229112A4 (de) 1987-10-05
JPS62500758A (ja) 1987-03-26
WO1987000315A1 (en) 1987-01-15

Similar Documents

Publication Publication Date Title
DE3854014D1 (de) Quergekoppelte Prüfschaltung.
KR870003511A (ko) 코드 에러 정정 방법
DE3773078D1 (de) Integrierte halbleiterschaltung mit testschaltung.
DE3882445D1 (de) Halbleiterspeichergeraet mit fehlerpruefschaltung.
ATE139354T1 (de) Programmierbares fehlerkorrekturgerät innerhalb eines personensuchempfängers
ATE64230T1 (de) Lineares rueckgekoppeltes schieberegister zur gueltigkeitsbestaetigung bei der schaltungsentwurftechnologie.
KR870005519A (ko) 데이터의 에러정정장치
DE3481687D1 (de) Vorrichtung zum pruefen und sortieren von elektronischen bauteilen.
DE3683945D1 (de) Fehlererkennung.
DE3381152D1 (de) Datenverarbeitungssystem mit fehlersuchfunktion.
DE3576755D1 (de) Integrierter halbleiterspeicher.
DE3682758D1 (de) Fehlererkennung und -korrektur mit integriertem schaltkreis und automatischer selbstkontrolleund verfahren dazu.
DE69216172D1 (de) Schaltung und Verfahren zur Fehlerdetektion und -korrektur von Datenwörtern mit Prüfbits
DE3789844D1 (de) Schaltungsanordnung zum Auswählen und/oder Ausrichten von Dateneinheiten in Datenverarbeitungsanlagen.
JPS57152599A (en) Error correcting device
ATE58273T1 (de) Parallele erdungsschaltung.
JPS52112243A (en) Error detection system for exclusive reading memory
DE3579344D1 (de) Integrierter halbleiter-schaltkreis mit mehrschichtigen verbindungen.
JPS5757346A (en) Checking system of error correcting circuit
DE3682871D1 (de) Aufgestapelter modul mit integrierten standardschaltungschips.
DE3855262D1 (de) Gerät zum Empfang von Daten
KR100239423B1 (ko) 이씨씨 회로
SU1615724A1 (ru) Устройство дл контрол двоичного кода на четность
ATE35579T1 (de) Vorrichtung zum pruefen und sortieren von elektronischen bauteilen, insbesondere von integrierten chips.
SU1695513A1 (ru) Устройство дл контрол Р-кода Фибоначчи

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee