DE3587401T2 - Maskensignalgenerator. - Google Patents

Maskensignalgenerator.

Info

Publication number
DE3587401T2
DE3587401T2 DE8585303557T DE3587401T DE3587401T2 DE 3587401 T2 DE3587401 T2 DE 3587401T2 DE 8585303557 T DE8585303557 T DE 8585303557T DE 3587401 T DE3587401 T DE 3587401T DE 3587401 T2 DE3587401 T2 DE 3587401T2
Authority
DE
Germany
Prior art keywords
transistors
code
conductors
signal generator
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8585303557T
Other languages
German (de)
English (en)
Other versions
DE3587401D1 (de
Inventor
Lance Ray Murray
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Unisys Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Unisys Corp filed Critical Unisys Corp
Application granted granted Critical
Publication of DE3587401D1 publication Critical patent/DE3587401D1/de
Publication of DE3587401T2 publication Critical patent/DE3587401T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G06F7/764—Masking

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
  • Analogue/Digital Conversion (AREA)
DE8585303557T 1984-05-30 1985-05-21 Maskensignalgenerator. Expired - Fee Related DE3587401T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/615,266 US4625130A (en) 1984-05-30 1984-05-30 Mask signal generator

Publications (2)

Publication Number Publication Date
DE3587401D1 DE3587401D1 (de) 1993-07-22
DE3587401T2 true DE3587401T2 (de) 1993-09-23

Family

ID=24464690

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8585303557T Expired - Fee Related DE3587401T2 (de) 1984-05-30 1985-05-21 Maskensignalgenerator.

Country Status (5)

Country Link
US (1) US4625130A (cg-RX-API-DMAC7.html)
EP (1) EP0166523B1 (cg-RX-API-DMAC7.html)
JP (1) JPS6151237A (cg-RX-API-DMAC7.html)
CA (1) CA1260559A (cg-RX-API-DMAC7.html)
DE (1) DE3587401T2 (cg-RX-API-DMAC7.html)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62283488A (ja) * 1985-12-27 1987-12-09 Nec Corp デコ−ダ回路
JPS63294124A (ja) * 1987-05-27 1988-11-30 Toshiba Corp プログラマブル・ロジック・アレ−
US6693453B1 (en) * 2002-04-23 2004-02-17 Macronix International Co., Ltd. Re-programmable logic array
KR101157224B1 (ko) * 2004-05-03 2012-06-15 엘지디스플레이 주식회사 액정표시장치

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3157779A (en) * 1960-06-28 1964-11-17 Ibm Core matrix calculator
DE2233164C3 (de) * 1972-07-06 1978-03-09 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Schaltungsanordnung zur Übertragung von aufeinanderfolgenden Bitstellen zwischen zwei Registern
US4031379A (en) * 1976-02-23 1977-06-21 Intel Corporation Propagation line adder and method for binary addition
FR2440657A1 (fr) * 1978-10-31 1980-05-30 Ibm France Perfectionnement aux reseaux logiques programmables a fonctions multiples
US4430584A (en) * 1980-05-29 1984-02-07 Texas Instruments Incorporated Modular input/output system
DE3120163A1 (de) * 1981-05-21 1982-12-09 Deutsche Itt Industries Gmbh, 7800 Freiburg Cmos-auswahlschaltung
US4541067A (en) * 1982-05-10 1985-09-10 American Microsystems, Inc. Combinational logic structure using PASS transistors

Also Published As

Publication number Publication date
JPS6151237A (ja) 1986-03-13
US4625130A (en) 1986-11-25
DE3587401D1 (de) 1993-07-22
EP0166523A3 (en) 1989-09-06
CA1260559A (en) 1989-09-26
EP0166523A2 (en) 1986-01-02
EP0166523B1 (en) 1993-06-16
JPH0412849B2 (cg-RX-API-DMAC7.html) 1992-03-05

Similar Documents

Publication Publication Date Title
EP0176938B1 (de) Schaltung zur Logikgenerierung mit Multiplexern
DE2457312A1 (de) Datenbehandlungseinrichtung mit einem feldwaehler
DE3716518A1 (de) Halbleiterspeichervorrichtung
DE69130640T2 (de) Arithmetische Operationseinheit mit Bit-Invertierungsfunktion
DE3618136C2 (cg-RX-API-DMAC7.html)
DE3854212T2 (de) Signalgenerator für die Umlaufadressierung.
DE3043100C2 (cg-RX-API-DMAC7.html)
DE2532125C2 (de) Modularbaustein für Datenverarbeitungsanlagen
EP0176981B1 (de) D/A-Wandler
DE2361512C2 (de) Schaltungsanordnung zur Prüfung eines Additionsresultates
DE2063199B2 (de) Einrichtung zur Ausführung logischer Funktionen
DE69219518T2 (de) Halbleiterspeicheranordnung
DE69523490T2 (de) Maskengenerator
EP0231434B1 (de) In integrierter Technik hergestellter Baustein zur Erstellung integrierter Schaltungen
DE3587190T2 (de) Fehlerkorrekturschaltung mit einem reduzierten syndromwort.
DE2900586A1 (de) Anordnung zum decodieren von codewoertern variabler laenge
DE3644015C2 (cg-RX-API-DMAC7.html)
DE3587401T2 (de) Maskensignalgenerator.
EP0257362A1 (de) Addierer
DE69513278T2 (de) Kombinierte pla- und pal-schaltung
DE69615447T2 (de) Serieller Zugriffspeicher mit reduzierter Kreisverzögerung
DE1806172A1 (de) Prioritaetsschaltung
DE69026363T2 (de) Multipositionsverschieber mit Paritätsbitgenerator
DE2233164B2 (de) Schaltungsanordnung zur uebertragung von aufeinanderfolgenden bitstellen zwischen zwei registern
EP0333884B1 (de) CMOS-Parallel-Serien-Multiplizierschaltung sowie deren Multiplizier- und Addierstufen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee