DE3581872D1 - Verriegelungsschaltung mit dynamisch waehlbarer polaritaet des ausgangs. - Google Patents

Verriegelungsschaltung mit dynamisch waehlbarer polaritaet des ausgangs.

Info

Publication number
DE3581872D1
DE3581872D1 DE8585110388T DE3581872T DE3581872D1 DE 3581872 D1 DE3581872 D1 DE 3581872D1 DE 8585110388 T DE8585110388 T DE 8585110388T DE 3581872 T DE3581872 T DE 3581872T DE 3581872 D1 DE3581872 D1 DE 3581872D1
Authority
DE
Germany
Prior art keywords
input
data
node
output
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8585110388T
Other languages
English (en)
Inventor
Dale Alan Rickard
Glen Heinz Rudelis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE3581872D1 publication Critical patent/DE3581872D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356Bistable circuits
    • H03K3/356069Bistable circuits using additional transistors in the feedback circuit
    • H03K3/356078Bistable circuits using additional transistors in the feedback circuit with synchronous operation
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037Bistable circuits
    • H03K3/0375Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356Bistable circuits
    • H03K3/356017Bistable circuits using additional transistors in the input circuit
    • H03K3/356052Bistable circuits using additional transistors in the input circuit using pass gates
    • H03K3/35606Bistable circuits using additional transistors in the input circuit using pass gates with synchronous operation

Landscapes

  • Logic Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Control Of El Displays (AREA)
  • Oscillators With Electromechanical Resonators (AREA)
  • Interface Circuits In Exchanges (AREA)
  • Lock And Its Accessories (AREA)
DE8585110388T 1984-09-20 1985-08-20 Verriegelungsschaltung mit dynamisch waehlbarer polaritaet des ausgangs. Expired - Fee Related DE3581872D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/652,257 US4638183A (en) 1984-09-20 1984-09-20 Dynamically selectable polarity latch

Publications (1)

Publication Number Publication Date
DE3581872D1 true DE3581872D1 (de) 1991-04-04

Family

ID=24616152

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8585110388T Expired - Fee Related DE3581872D1 (de) 1984-09-20 1985-08-20 Verriegelungsschaltung mit dynamisch waehlbarer polaritaet des ausgangs.

Country Status (6)

Country Link
US (1) US4638183A (de)
EP (1) EP0178419B1 (de)
JP (1) JPS6174036A (de)
AT (1) ATE61173T1 (de)
CA (1) CA1241388A (de)
DE (1) DE3581872D1 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2689416B2 (ja) * 1986-08-18 1997-12-10 日本電気株式会社 フリツプフロツプ
FR2628878B1 (fr) * 1988-03-18 1990-08-17 Radiotechnique Compelec Cellule de memorisation adressable, registre a decalage et memoire comportant de telles cellules
US4939392A (en) * 1988-08-11 1990-07-03 Waferscale Integration, Inc. Output circuit for driving a memory device output lead including a three-state inverting buffer and a transfer gate coupled between the buffer input lead and the buffer output lead
US4914322A (en) * 1988-12-16 1990-04-03 Advanced Micro Devices, Inc. Polarity option control logic for use with a register of a programmable logic array macrocell
US5023486A (en) * 1990-03-30 1991-06-11 Atmel Corporation Logic output control circuit for a latch
US6353903B1 (en) * 1994-10-28 2002-03-05 International Business Machines Corporation Method and apparatus for testing differential signals
US6621302B2 (en) * 2001-03-21 2003-09-16 Bae Systems Information And Electronic Systems Integration, Inc Efficient sequential circuits using critical race control
US8255854B2 (en) * 2006-09-22 2012-08-28 Actel Corporation Architecture and method for compensating for disparate signal rise and fall times by using polarity selection to improve timing and power in an integrated circuit
US7816946B1 (en) 2008-01-31 2010-10-19 Actel Corporation Inverting flip-flop for use in field programmable gate arrays
US20230261649A1 (en) * 2022-02-11 2023-08-17 Pratt & Whitney Canada Corp. Logic circuit for providing a signal value after a predetermined time period and method of using same

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3783254A (en) * 1972-10-16 1974-01-01 Ibm Level sensitive logic system
JPS5338373A (en) * 1976-09-20 1978-04-08 Seiko Epson Corp Ic for watch
US4107556A (en) * 1977-05-12 1978-08-15 Rca Corporation Sense circuit employing complementary field effect transistors
GB2030807B (en) * 1978-10-02 1982-11-10 Ibm Latch circuit
US4380055A (en) * 1980-12-24 1983-04-12 Mostek Corporation Static RAM memory cell
US4541076A (en) * 1982-05-13 1985-09-10 Storage Technology Corporation Dual port CMOS random access memory
US4506167A (en) * 1982-05-26 1985-03-19 Motorola, Inc. High speed logic flip-flop latching arrangements including input and feedback pairs of transmission gates
US4493077A (en) * 1982-09-09 1985-01-08 At&T Laboratories Scan testable integrated circuit
JPS59121697A (ja) * 1982-12-27 1984-07-13 Toshiba Corp シフトレジスタ
US4495629A (en) * 1983-01-25 1985-01-22 Storage Technology Partners CMOS scannable latch
US4554664A (en) * 1983-10-06 1985-11-19 Sperry Corporation Static memory cell with dynamic scan test latch

Also Published As

Publication number Publication date
EP0178419A2 (de) 1986-04-23
EP0178419B1 (de) 1991-02-27
JPH0417531B2 (de) 1992-03-26
ATE61173T1 (de) 1991-03-15
US4638183A (en) 1987-01-20
EP0178419A3 (en) 1989-10-11
CA1241388A (en) 1988-08-30
JPS6174036A (ja) 1986-04-16

Similar Documents

Publication Publication Date Title
ATE43452T1 (de) Nichtfluechtiger latch-speicher.
EP0137135A3 (de) Halbleiterspeicher
DE3581872D1 (de) Verriegelungsschaltung mit dynamisch waehlbarer polaritaet des ausgangs.
EP0330971A3 (de) Flipflop-Schaltung
ES549655A0 (es) Perfeccionamientos introducidos en una disposicion de cir- cuito de etapa restadora
US4599526A (en) Clocked latching circuit
PT79225A (en) Pulse code modulation (pcm) translator for translating a pcm input word into a pcm output word shift register cell and multiplier device used in that translator
JPS54119847A (en) Memory unit
GB1389394A (en) Digital servo systems
GB1334508A (en) Polarity hold latch
ATE159629T1 (de) Zählerschaltung
GB1426191A (en) Digital circuits
DE59800692D1 (de) Ansteuerschaltung für nichtflüchtige halbleiter-speicheranordnung
KR910008731A (ko) 고속 스태틱 램
KR870007511A (ko) 데이타 판독회로
EP0361527A3 (de) Logische Schaltung
EP0389936A3 (de) Pegel- und flankenempfindliche Eingangsschaltung
KR850008238A (ko) 반도체 기억장치
KR900000767A (ko) 순서 선택 우선의 임의/순서 선택회로
EP0373703A3 (de) Impulsgeneratorschaltung
GB1101598A (en) Comparison circuit
KR870004623A (ko) 디지탈 임계 검출기
EP0350219A3 (de) CMOS-Verriegelungsschaltung
SU1599970A1 (ru) Д-триггер
HK1001178A1 (en) Circuit for the buffer storage of a bit and use of the circuit as an address buffer store

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee