DE3581064D1 - Schreib-lese-speicher und anwendung in einer linearen interpolationsschaltung. - Google Patents

Schreib-lese-speicher und anwendung in einer linearen interpolationsschaltung.

Info

Publication number
DE3581064D1
DE3581064D1 DE8585402253T DE3581064T DE3581064D1 DE 3581064 D1 DE3581064 D1 DE 3581064D1 DE 8585402253 T DE8585402253 T DE 8585402253T DE 3581064 T DE3581064 T DE 3581064T DE 3581064 D1 DE3581064 D1 DE 3581064D1
Authority
DE
Germany
Prior art keywords
read
application
linear interpolation
write memory
interpolation circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8585402253T
Other languages
English (en)
Inventor
Jean-Pierre Vigarie
H Jean-Claude Carlac
Pierre Penard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telediffusion de France ets Public de Diffusion
Etat Francais
Original Assignee
Telediffusion de France ets Public de Diffusion
Etat Francais
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telediffusion de France ets Public de Diffusion, Etat Francais filed Critical Telediffusion de France ets Public de Diffusion
Application granted granted Critical
Publication of DE3581064D1 publication Critical patent/DE3581064D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/17—Function evaluation by approximation methods, e.g. inter- or extrapolation, smoothing, least mean square method
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write [R-W] circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/903—FET configuration adapted for use as static memory cell

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • Computational Mathematics (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Static Random-Access Memory (AREA)
DE8585402253T 1984-11-21 1985-11-20 Schreib-lese-speicher und anwendung in einer linearen interpolationsschaltung. Expired - Lifetime DE3581064D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8417738A FR2573562B1 (fr) 1984-11-21 1984-11-21 Memoire vive et circuit d'interpolation lineaire en comportant application

Publications (1)

Publication Number Publication Date
DE3581064D1 true DE3581064D1 (de) 1991-02-07

Family

ID=9309807

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8585402253T Expired - Lifetime DE3581064D1 (de) 1984-11-21 1985-11-20 Schreib-lese-speicher und anwendung in einer linearen interpolationsschaltung.

Country Status (4)

Country Link
US (1) US4841462A (de)
EP (1) EP0183610B1 (de)
DE (1) DE3581064D1 (de)
FR (1) FR2573562B1 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4825409A (en) * 1985-05-13 1989-04-25 Wang Laboratories, Inc. NMOS data storage cell for clocked shift register applications
EP0436002A4 (en) * 1989-07-25 1993-01-27 Eastman Kodak Company A system for performing linear interpolation
US5175701A (en) * 1989-07-25 1992-12-29 Eastman Kodak Company System for performing linear interpolation
JP2991485B2 (ja) * 1990-11-29 1999-12-20 株式会社東芝 画像処理装置
FR2728706A1 (fr) * 1994-12-21 1996-06-28 Philips Electronique Lab Circuit d'interpolation pour fonctions trigonometriques
GB9613538D0 (en) * 1996-06-27 1996-08-28 Switched Reluctance Drives Ltd Matrix interpolation
US6735607B2 (en) 2001-06-02 2004-05-11 Lockheed Martin Corporation Transparent data access and interpolation apparatus and method therefor
US7840623B2 (en) * 2005-09-26 2010-11-23 Dai Nippon Printing Co., Ltd. Interpolator and designing method thereof

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1774258A1 (de) * 1968-05-13 1971-09-09 Elektronische Rechenmasch Ind Verfahren zur Adressierung eines Speichers
US3549904A (en) * 1968-08-07 1970-12-22 Rca Corp Non-destructive read-out memory cell
JPS5481095A (en) * 1977-12-12 1979-06-28 Toshiba Corp Computer tomography device
JPS6032911B2 (ja) * 1979-07-26 1985-07-31 株式会社東芝 半導体記憶装置
US4282578A (en) * 1980-03-17 1981-08-04 Burr-Brown Research Corporation System for linearizing non-linear transducer signals
JPS5771574A (en) * 1980-10-21 1982-05-04 Nec Corp Siemconductor memory circuit
JPS57208765A (en) * 1981-06-18 1982-12-21 Dainippon Screen Mfg Co Ltd Signal interpolating method for memory device
JPS5916370A (ja) * 1982-07-19 1984-01-27 Toshiba Corp 半導体記憶装置
JPS60134461A (ja) * 1983-12-23 1985-07-17 Hitachi Ltd 半導体記憶装置
JPS60151898A (ja) * 1984-01-18 1985-08-09 Nec Corp 不揮発性ランダムアクセスメモリセル
US4602545A (en) * 1985-01-24 1986-07-29 Cbs Inc. Digital signal generator for musical notes

Also Published As

Publication number Publication date
EP0183610A1 (de) 1986-06-04
US4841462A (en) 1989-06-20
FR2573562A1 (fr) 1986-05-23
FR2573562B1 (fr) 1989-12-08
EP0183610B1 (de) 1991-01-02

Similar Documents

Publication Publication Date Title
DE3689209T2 (de) Direkte Ein-- und Ausgabe in einer virtuellen Speicheranordnung.
DE3586523T2 (de) Halbleiterspeicheranordnung mit einer seriellen dateneingangs- und ausgangsschaltung.
DE3483010D1 (de) Befehlsabrufanordnung und -verfahren.
DE68920699D1 (de) Speicherzelle und Leseschaltung.
EP0139474A3 (en) Magneto-optic memory element
EP0154252A3 (en) Programmable read only memory device and memory system employing the same
ES534446A0 (es) Perfeccionamientos en fonocardiografos y electrocardiografos
EP0297689A3 (en) Magneto-optic memory element
DE3582976D1 (de) Datenverzoegerungs- und speicherschaltung.
DE3584241D1 (de) Halbleiterspeicheranordnung mit einer seriellen dateneingangs und -ausgangsschaltung.
IT1185538B (it) Attuatori e complessi di attuatori
NO851845L (no) Neoalkoksyorganotitanater og -zirkonater.
EP0151476A3 (en) A read only memory and a method of manufacturing the same
DE3581596D1 (de) Festwertspeicherschaltung.
DE3581064D1 (de) Schreib-lese-speicher und anwendung in einer linearen interpolationsschaltung.
DE3577019D1 (de) Integrierte schaltung mit feldeffekttransistoren und einem programmierbaren festwertspeicher.
NO854968L (no) Alkosymetyleter- og alkoksymetylesterderivater.
BR8107810A (pt) Memoria somente-leitura e leitura-escrita
KR870700424A (ko) 모울딩 매체 및 그 제조 방법
DE3582335D1 (de) Signaluebertragungsschaltung und speicheranordnung mit einer solchen schaltung.
DK488185D0 (da) N6-benzopyrano- og benzothiopyranoadenosiner
DE3852860D1 (de) Speicher in einer integrierten Schaltung.
DE3587387T2 (de) Speicherschnittstellenschaltung.
KR860003392U (ko) 간이 독서대
KR880700469A (ko) 메모리 배열 및 그 제조 방법

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee