DE3577788D1 - Logisches koinzidenztor und dieses verwendende logische sequentielle schaltungen. - Google Patents

Logisches koinzidenztor und dieses verwendende logische sequentielle schaltungen.

Info

Publication number
DE3577788D1
DE3577788D1 DE8585402456T DE3577788T DE3577788D1 DE 3577788 D1 DE3577788 D1 DE 3577788D1 DE 8585402456 T DE8585402456 T DE 8585402456T DE 3577788 T DE3577788 T DE 3577788T DE 3577788 D1 DE3577788 D1 DE 3577788D1
Authority
DE
Germany
Prior art keywords
sequential circuits
coincidence gate
logic sequential
logical coincidence
logical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8585402456T
Other languages
English (en)
Inventor
Ngu Tung Pham
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thomson CSF SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson CSF SA filed Critical Thomson CSF SA
Application granted granted Critical
Publication of DE3577788D1 publication Critical patent/DE3577788D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H03K19/215—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using field-effect transistors
    • H03K19/217—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using field-effect transistors using Schottky type FET [MESFET]
DE8585402456T 1984-12-14 1985-12-10 Logisches koinzidenztor und dieses verwendende logische sequentielle schaltungen. Expired - Fee Related DE3577788D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8419194A FR2575013B1 (fr) 1984-12-14 1984-12-14 Porte logique a coincidence, et circuits logiques sequentiels mettant en oeuvre cette porte a coincidence

Publications (1)

Publication Number Publication Date
DE3577788D1 true DE3577788D1 (de) 1990-06-21

Family

ID=9310628

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8585402456T Expired - Fee Related DE3577788D1 (de) 1984-12-14 1985-12-10 Logisches koinzidenztor und dieses verwendende logische sequentielle schaltungen.

Country Status (5)

Country Link
US (1) US4703204A (de)
EP (1) EP0187584B1 (de)
JP (1) JPS61144928A (de)
DE (1) DE3577788D1 (de)
FR (1) FR2575013B1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2589019B1 (fr) * 1985-10-18 1991-04-12 Thomson Csf Porte logique a coincidence, triplet de portes logiques et circuit logique sequentiel mettant en oeuvre cette porte logique
JPH01300714A (ja) * 1988-05-30 1989-12-05 Norio Akamatsu 負荷電流制御型論理回路
JPH0626309B2 (ja) * 1988-07-22 1994-04-06 株式会社東芝 出力回路
US5077494A (en) * 1989-08-21 1991-12-31 Analog Devices, Inc. Wide temperature range mesfet logic circuit

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3664118A (en) * 1970-09-09 1972-05-23 Hamilton Watch Co Electronically controlled timepiece using low power mos transistor circuitry
US3832574A (en) * 1972-12-29 1974-08-27 Ibm Fast insulated gate field effect transistor circuit using multiple threshold technology
US3943379A (en) * 1974-10-29 1976-03-09 Rca Corporation Symmetrical odd modulus frequency divider
FR2410914A2 (fr) * 1977-11-30 1979-06-29 Thomson Csf Inverseur logique a temps de commutation reglable et circuits utilisant cet inverseur
FR2502868A1 (fr) * 1981-03-24 1982-10-01 Europ Teletransmission Chaine de division de frequence
US4450369A (en) * 1981-05-07 1984-05-22 Schuermeyer Fritz L Dynamic MESFET logic with voltage level shift circuit

Also Published As

Publication number Publication date
EP0187584A1 (de) 1986-07-16
US4703204A (en) 1987-10-27
FR2575013A1 (fr) 1986-06-20
JPS61144928A (ja) 1986-07-02
EP0187584B1 (de) 1990-05-16
JPH0588567B2 (de) 1993-12-22
FR2575013B1 (fr) 1987-01-16

Similar Documents

Publication Publication Date Title
DE3751399D1 (de) Parallelrechner mit verteilten, gemeinsam genutzten Speichern und verteilten, aufgabenaktivierenden Schaltungen.
DE69430510D1 (de) Arithmetik-Logikschaltung mit drei Eingängen
DE68923828T2 (de) Architektur und Schnittstelle für Speicherkarten.
DE410759T1 (de) Konfigurierbare logikanordnung und zugehoeriges verfahren.
DE3779786D1 (de) Logisches mos-dominogatter.
DE68923629D1 (de) MIS Bauelement mit zusätzlichem Gate.
DE3586385D1 (de) Integrierte gate-matrixstruktur.
DE68919404T2 (de) Halbleiterspeicher mit Serieneingang/Serienausgang.
DE68903243D1 (de) Spannungs-stromumsetzer mit mos-transistoren.
DE3688564T2 (de) Sequentielle logische Schaltung.
DE3675236D1 (de) Kontaktloses testen von integrierten schaltungen.
DE3850272D1 (de) Cache-Speicher mit Schaltungen zur Selbstfehlerkontrolle und sequentiellen Prüfung.
DE3574529D1 (de) Heterouebergangs-transistoren.
DE3587898D1 (de) Logikventil.
DE3683242D1 (de) Doppelredundante fehlermaskierende logische schaltungen.
DE68908318T2 (de) Halbleiterspeicher mit Serieneingang/Serienausgang.
DE68923573D1 (de) Eingangsschaltungen.
DE3577788D1 (de) Logisches koinzidenztor und dieses verwendende logische sequentielle schaltungen.
DE68914073T2 (de) Integrierte Speicherschaltung mit parallelem und seriellem Ein- und Ausgang.
DE3667547D1 (de) Kontaktloses pruefen integrierter schaltungen.
DE3581789D1 (de) Mos-typ integrierte schaltung mit ladungs- und entladungstransistoren.
DE3689712T2 (de) NOR-Gatter mit Festlegung des niedrigen logischen Ausgangswertes.
DE68913868D1 (de) Supraleitender Transistor.
DE3582004D1 (de) Basisgekoppelte transistorlogik.
DE3860007D1 (de) Faekalienrueckstauverschluss.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee