DE3574528D1 - Diffusionsbariereschicht fuer integrierte schaltungsanordnungen. - Google Patents

Diffusionsbariereschicht fuer integrierte schaltungsanordnungen.

Info

Publication number
DE3574528D1
DE3574528D1 DE8585903616T DE3574528T DE3574528D1 DE 3574528 D1 DE3574528 D1 DE 3574528D1 DE 8585903616 T DE8585903616 T DE 8585903616T DE 3574528 T DE3574528 T DE 3574528T DE 3574528 D1 DE3574528 D1 DE 3574528D1
Authority
DE
Germany
Prior art keywords
barer
diffusion
layer
integrated circuit
circuit arrangements
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8585903616T
Other languages
English (en)
Inventor
Earl Dean
Vladimir Starov
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
American Telephone and Telegraph Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by American Telephone and Telegraph Co Inc filed Critical American Telephone and Telegraph Co Inc
Application granted granted Critical
Publication of DE3574528D1 publication Critical patent/DE3574528D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53214Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
    • H01L23/53223Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
DE8585903616T 1984-08-27 1985-07-03 Diffusionsbariereschicht fuer integrierte schaltungsanordnungen. Expired - Fee Related DE3574528D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US64445984A 1984-08-27 1984-08-27
PCT/US1985/001292 WO1986001640A1 (en) 1984-08-27 1985-07-03 Diffusion barrier layer for integrated-circuit devices

Publications (1)

Publication Number Publication Date
DE3574528D1 true DE3574528D1 (de) 1990-01-04

Family

ID=24585000

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8585903616T Expired - Fee Related DE3574528D1 (de) 1984-08-27 1985-07-03 Diffusionsbariereschicht fuer integrierte schaltungsanordnungen.

Country Status (8)

Country Link
EP (1) EP0192646B1 (de)
JP (1) JPH065733B2 (de)
KR (1) KR920009916B1 (de)
CA (1) CA1241457A (de)
DE (1) DE3574528D1 (de)
ES (1) ES8704038A1 (de)
IE (1) IE56850B1 (de)
WO (1) WO1986001640A1 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3663871D1 (en) * 1985-04-11 1989-07-13 Siemens Ag Integrated semiconductor circuit having an aluminium or aluminium alloy contact conductor path and an intermediate tantalum silicide layer as a diffusion barrier
JPH081950B2 (ja) * 1986-11-21 1996-01-10 株式会社東芝 半導体装置の製造方法
JPH01298765A (ja) * 1988-05-27 1989-12-01 Fujitsu Ltd 半導体装置及びその製造方法
KR920005242A (ko) * 1990-08-20 1992-03-28 김광호 게이트-절연체-반도체의 구조를 가지는 트랜지스터의 제조방법
EP0551117A2 (de) * 1992-01-08 1993-07-14 Mitsubishi Denki Kabushiki Kaisha Hochintegrierte Schaltung sowie Verfahren zur Herstellung von einem dünnen Film und dazugehörige Einrichtung
US6081034A (en) * 1992-06-12 2000-06-27 Micron Technology, Inc. Low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer
KR0147626B1 (ko) * 1995-03-30 1998-11-02 김광호 타이타늄 카본 나이트라이드 게이트전극 형성방법
US5663088A (en) 1995-05-19 1997-09-02 Micron Technology, Inc. Method of forming a Ta2 O5 dielectric layer with amorphous diffusion barrier layer and method of forming a capacitor having a Ta2 O5 dielectric layer and amorphous diffusion barrier layer
JP2675775B2 (ja) * 1996-08-08 1997-11-12 株式会社東芝 半導体装置
US5942799A (en) * 1997-11-20 1999-08-24 Novellus Systems, Inc. Multilayer diffusion barriers
US6051879A (en) 1997-12-16 2000-04-18 Micron Technology, Inc. Electrical interconnection for attachment to a substrate
US6534404B1 (en) 1999-11-24 2003-03-18 Novellus Systems, Inc. Method of depositing diffusion barrier for copper interconnect in integrated circuit

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3906540A (en) * 1973-04-02 1975-09-16 Nat Semiconductor Corp Metal-silicide Schottky diode employing an aluminum connector
JPS5877257A (ja) * 1981-11-04 1983-05-10 Hitachi Ltd 超高信頼性電極

Also Published As

Publication number Publication date
ES8704038A1 (es) 1987-03-01
EP0192646B1 (de) 1989-11-29
ES546383A0 (es) 1987-03-01
IE852091L (en) 1986-02-27
WO1986001640A1 (en) 1986-03-13
IE56850B1 (en) 1992-01-01
KR920009916B1 (ko) 1992-11-06
EP0192646A1 (de) 1986-09-03
CA1241457A (en) 1988-08-30
JPS62500060A (ja) 1987-01-08
JPH065733B2 (ja) 1994-01-19
KR860700312A (ko) 1986-08-01

Similar Documents

Publication Publication Date Title
DE3578273D1 (de) Verdrahtungslagen in halbleiterbauelementen.
DE3583422D1 (de) Mehrschichtleitersubstrat.
DE3587715D1 (de) Integrierte Schaltung.
DE3585756D1 (de) Halbleiterschaltungsanordnung in hauptscheibentechnik.
KR910016236A (ko) 반도체 집적회로
DE3575635D1 (de) Kuehlungssystem fuer integrierte schaltungschips.
DE3582480D1 (de) Halbleitermodulzusammenbau hoher dichte.
DE68918156D1 (de) Flache Kühlungsstruktur für integrierte Schaltung.
FI853410L (fi) Kopplingsanordning.
DE3675565D1 (de) Substratstruktur fuer halbleiteranordnung.
DE3580096D1 (de) Ruecksetzschaltung fuer mikroprozessoren.
DE3280266D1 (de) Traeger fuer integrierte schaltungschips.
DK600085A (da) Integreret kredsloeb
KR860005454U (ko) 기판의 지지 구조체
DE3575246D1 (de) Stromflussumkehrschaltkreis.
DE3574528D1 (de) Diffusionsbariereschicht fuer integrierte schaltungsanordnungen.
DE3677165D1 (de) Integrierte halbleiterschaltungsanordnung.
DE3586810D1 (de) Halbleiterschaltung.
DE3583113D1 (de) Integrierte halbleiterschaltungsanordnung in polycell-technik.
DE3674707D1 (de) Schaltungsanordnungen fuer fernsprecher.
FI852164L (fi) Kopplingsanordning.
DE3581159D1 (de) Halbleiteranordnung mit integrierter schaltung.
DE3579611D1 (de) Leitermaterialien fuer halbleiteranordnungen.
DE3684302D1 (de) Duennschicht-halbleiterstrukturen.
DE3784192T2 (de) Schaltungssubstrat.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Free format text: BLUMBACH, KRAMER & PARTNER, 65193 WIESBADEN

8339 Ceased/non-payment of the annual fee