DE3533629C2 - - Google Patents

Info

Publication number
DE3533629C2
DE3533629C2 DE19853533629 DE3533629A DE3533629C2 DE 3533629 C2 DE3533629 C2 DE 3533629C2 DE 19853533629 DE19853533629 DE 19853533629 DE 3533629 A DE3533629 A DE 3533629A DE 3533629 C2 DE3533629 C2 DE 3533629C2
Authority
DE
Germany
Prior art keywords
connection
connection points
gate array
grid
interconnects
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE19853533629
Other languages
German (de)
English (en)
Other versions
DE3533629A1 (de
Inventor
Axel 8190 Wolfratshausen De Steigert
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Priority to DE19853533629 priority Critical patent/DE3533629A1/de
Publication of DE3533629A1 publication Critical patent/DE3533629A1/de
Application granted granted Critical
Publication of DE3533629C2 publication Critical patent/DE3533629C2/de
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
DE19853533629 1985-09-20 1985-09-20 Gate-array Granted DE3533629A1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE19853533629 DE3533629A1 (de) 1985-09-20 1985-09-20 Gate-array

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19853533629 DE3533629A1 (de) 1985-09-20 1985-09-20 Gate-array

Publications (2)

Publication Number Publication Date
DE3533629A1 DE3533629A1 (de) 1987-04-02
DE3533629C2 true DE3533629C2 (enrdf_load_stackoverflow) 1989-08-24

Family

ID=6281524

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19853533629 Granted DE3533629A1 (de) 1985-09-20 1985-09-20 Gate-array

Country Status (1)

Country Link
DE (1) DE3533629A1 (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3702025A (en) * 1969-05-12 1972-11-07 Honeywell Inc Discretionary interconnection process

Also Published As

Publication number Publication date
DE3533629A1 (de) 1987-04-02

Similar Documents

Publication Publication Date Title
EP0236260B1 (de) Bauelement für Baumodelle, insbesondere Bauspielzeuge
DE2556274C2 (de) Programmierbare logische Schaltung
DE2420759C2 (de) Integrierte Schaltungseinheit mit variierbarer Funktionsgebung
EP0280176A1 (de) Grundzelle für eine Gate Array
DE2556275A1 (de) Logische schaltung hoher dichte
DE3539234C2 (de) EPROM Speichermatrix mit symmetrischen Elementar-MOS-Zellen und Verfahren zum Einschreiben in den Speicher
EP0160720A1 (de) Halbleiterspeicherzelle mit einem potentialmässig schwebenden Speichergate
DE102008020452B4 (de) Halbleiterschaltung mit einer Matching-Struktur und Verfahren zur Erzeugung eines Layouts einer Halbleiterschaltung mit einer Matching-Struktur
DE2916065C2 (de) Datenverarbeitungseinrichtung
DE19611438A1 (de) EEPROM Flashzelle sowie Verfahren zu deren Herstellung
DE3011068A1 (de) Elektrische gegenplatte und verfahren zu ihrer herstellung
DE1902369C3 (de) Verfahren zur Herstellung von integrierten Schaltungen
DE2418906B2 (de) Verfahren zur Verbindung der in einer Halbleiterscheibe erzeugten Schaltungskreise
DE68928193T2 (de) Halbleiterchip und Verfahren zu seiner Herstellung
DE68915885T2 (de) Verbindungsvorrichtung zwischen einer integrierten Schaltung und einer elektrischen Schaltung und Herstellungsverfahren derselben.
DE2717254A1 (de) Elektrische gewebe-schaltmatrix
DE3600207A1 (de) Integrierte halbleitervorrichtung
EP0166027B1 (de) In C-MOS-Technik realisierte Basiszelle
DE3630388C2 (enrdf_load_stackoverflow)
DE3533629C2 (enrdf_load_stackoverflow)
DE68928308T2 (de) Verfahren zum Herstellen von integrierten Halbleiterschaltungen in der Universalschaltkreistechnik
DE3941323C2 (de) Halbleiterelement mit einer integrierten Induktivität und Verfahren zu seiner Herstellung
DE69619541T2 (de) Schutzstruktur mit versetzten kontakten zum schutz vor elektrostatischer entladung
DE10231206A1 (de) Halbleitervorrichtung
DE68915211T2 (de) Standardzelle.

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee