DE3506237A1 - Vorrichtung zur kontrolle von leiterplattenlayouts - Google Patents

Vorrichtung zur kontrolle von leiterplattenlayouts

Info

Publication number
DE3506237A1
DE3506237A1 DE19853506237 DE3506237A DE3506237A1 DE 3506237 A1 DE3506237 A1 DE 3506237A1 DE 19853506237 DE19853506237 DE 19853506237 DE 3506237 A DE3506237 A DE 3506237A DE 3506237 A1 DE3506237 A1 DE 3506237A1
Authority
DE
Germany
Prior art keywords
circuit board
board layout
layout
memory
component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE19853506237
Other languages
German (de)
English (en)
Other versions
DE3506237C2 (US20050065096A1-20050324-C00069.png
Inventor
Gunter 1000 Berlin Simon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to DE19853506237 priority Critical patent/DE3506237A1/de
Publication of DE3506237A1 publication Critical patent/DE3506237A1/de
Application granted granted Critical
Publication of DE3506237C2 publication Critical patent/DE3506237C2/de
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0002—Apparatus or processes for manufacturing printed circuits for manufacturing artworks for printed circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05—Patterning and lithography; Masks; Details of resist
    • H05K2203/0548—Masks
    • H05K2203/056—Using an artwork, i.e. a photomask for exposing photosensitive layers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16—Inspection; Monitoring; Aligning
    • H05K2203/162—Testing a finished product, e.g. heat cycle testing of solder joints
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0005—Apparatus or processes for manufacturing printed circuits for designing circuits by computer

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
DE19853506237 1985-02-22 1985-02-22 Vorrichtung zur kontrolle von leiterplattenlayouts Granted DE3506237A1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE19853506237 DE3506237A1 (de) 1985-02-22 1985-02-22 Vorrichtung zur kontrolle von leiterplattenlayouts

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19853506237 DE3506237A1 (de) 1985-02-22 1985-02-22 Vorrichtung zur kontrolle von leiterplattenlayouts

Publications (2)

Publication Number Publication Date
DE3506237A1 true DE3506237A1 (de) 1986-09-04
DE3506237C2 DE3506237C2 (US20050065096A1-20050324-C00069.png) 1987-04-09

Family

ID=6263298

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19853506237 Granted DE3506237A1 (de) 1985-02-22 1985-02-22 Vorrichtung zur kontrolle von leiterplattenlayouts

Country Status (1)

Country Link
DE (1) DE3506237A1 (US20050065096A1-20050324-C00069.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0526080A2 (en) * 1991-07-22 1993-02-03 Omron Corporation Teaching method and system for mounted component inspection

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10361344A1 (de) * 2003-12-18 2005-07-14 Valeo Schalter Und Sensoren Gmbh Schaltermodul
DE102007026942B4 (de) * 2007-06-12 2010-04-15 Rohde & Schwarz Gmbh & Co. Kg Verfahren und Vorrichtung zum Entwerfen von Kabelbäumen

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
NICHTS-ERMITTELT *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0526080A2 (en) * 1991-07-22 1993-02-03 Omron Corporation Teaching method and system for mounted component inspection
EP0526080A3 (en) * 1991-07-22 1993-03-31 Omron Corporation Teaching method and system for mounted component inspection
US5822449A (en) * 1991-07-22 1998-10-13 Omron Corporation Teaching method and system for mounted component inspection

Also Published As

Publication number Publication date
DE3506237C2 (US20050065096A1-20050324-C00069.png) 1987-04-09

Similar Documents

Publication Publication Date Title
DE3111852C2 (US20050065096A1-20050324-C00069.png)
DE3709032C2 (US20050065096A1-20050324-C00069.png)
DE2812396A1 (de) Elektronisches pruefgeraet
DE2914128A1 (de) Verfahren und vorrichtung zur fehlerortung in einer digitalen schaltung
DE2914106A1 (de) Pruefgeraet zum pruefen gedruckter schaltungskarten
DE3702408C2 (US20050065096A1-20050324-C00069.png)
EP0966703B1 (de) Verfahren zur rechnergestützten fehleranalyse von sensoren und/oder aktoren in einem technischen system
DE2723707A1 (de) Taktgeberschaltung
DE2914678C2 (de) Verfahren zum Prüfen einer asynchron arbeitenden digitalen Schaltung und Prüfgerät zur Durchführung des Verfahrens
DE3850547T2 (de) Speicher mit eingebautem Logik-LSI und Verfahren zum LSI-Prüfen.
DE3411015C2 (US20050065096A1-20050324-C00069.png)
DE2160711A1 (de) Anzeigevorrichtung
DE3506237A1 (de) Vorrichtung zur kontrolle von leiterplattenlayouts
DE69128116T2 (de) Flash-A/D-Wandler mit Prüfschaltung
EP1186902A2 (de) Prüfmodul
DE69015767T2 (de) Computersystem zur Wiederherstellung eines Schemas wenigstens eines Teils der elektrischen Verdrahtung einer Anlage.
DE3230208C2 (US20050065096A1-20050324-C00069.png)
DE2511923C3 (de) Schaltungsanordnung zur Funktionsprüfung und Fehlerlokalisierung von Flachbangruppen
EP1071019A2 (de) Verfahren und Anordnung zur Datenübertragung zwischen verschiedenen Speichereinheiten von Positionsmesseinrichtungen
DE2360449C3 (US20050065096A1-20050324-C00069.png)
DE69119140T2 (de) Mit integrierten Schaltungen versehene Prüfvorrichtung für eine gedruckte Schaltung und Anwendung dieser Vorrichtung zum Prüfen einer solchen gedruckten Schaltung
DE2903383B1 (de) Testgeraet fuer addressierbare digitale Schaltungen
DE19959140B4 (de) Fehlerdiagnosesystem für Kraftfahrzeuge
WO1996024517A1 (de) Verfahren zum simulieren dynamischer situationen eines streckennetzes
DE10313589A1 (de) Verfahren und Vorrichtung zum Modifizieren von modular aufgebauten Nachrichten

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee