DE3381262D1 - Modulare hochgeschwindigkeitsmultiplizierer, und integrierte schaltungs-modulen fuer solche multiplizierer. - Google Patents

Modulare hochgeschwindigkeitsmultiplizierer, und integrierte schaltungs-modulen fuer solche multiplizierer.

Info

Publication number
DE3381262D1
DE3381262D1 DE8383307696T DE3381262T DE3381262D1 DE 3381262 D1 DE3381262 D1 DE 3381262D1 DE 8383307696 T DE8383307696 T DE 8383307696T DE 3381262 T DE3381262 T DE 3381262T DE 3381262 D1 DE3381262 D1 DE 3381262D1
Authority
DE
Germany
Prior art keywords
multipliers
integrated circuit
circuit modules
speed
modular high
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8383307696T
Other languages
English (en)
Inventor
John Ronald Schomburg
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Unisys Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Unisys Corp filed Critical Unisys Corp
Application granted granted Critical
Publication of DE3381262D1 publication Critical patent/DE3381262D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G06F7/5324—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel partitioned, i.e. using repetitively a smaller parallel parallel multiplier or using an array of such smaller multipliers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3884—Pipelining

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Quality & Reliability (AREA)
  • Complex Calculations (AREA)
DE8383307696T 1982-12-20 1983-12-19 Modulare hochgeschwindigkeitsmultiplizierer, und integrierte schaltungs-modulen fuer solche multiplizierer. Expired - Fee Related DE3381262D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/451,130 US4549280A (en) 1982-12-20 1982-12-20 Apparatus for creating a multiplication pipeline of arbitrary size

Publications (1)

Publication Number Publication Date
DE3381262D1 true DE3381262D1 (de) 1990-04-05

Family

ID=23790932

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8383307696T Expired - Fee Related DE3381262D1 (de) 1982-12-20 1983-12-19 Modulare hochgeschwindigkeitsmultiplizierer, und integrierte schaltungs-modulen fuer solche multiplizierer.

Country Status (4)

Country Link
US (1) US4549280A (de)
EP (1) EP0112186B1 (de)
JP (1) JPS59116853A (de)
DE (1) DE3381262D1 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60140428A (ja) * 1983-12-28 1985-07-25 Hitachi Ltd 除算装置
JPS61114338A (ja) * 1984-11-09 1986-06-02 Hitachi Ltd 乗算器
JPH04502677A (ja) * 1989-01-13 1992-05-14 ブイエルエスアイ　テクノロジー，インコーポレイティド データパス素子の分析方法
US11334318B2 (en) 2018-07-12 2022-05-17 Intel Corporation Prefix network-directed addition
US11301213B2 (en) 2019-06-24 2022-04-12 Intel Corporation Reduced latency multiplier circuitry for very large numbers

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3508038A (en) * 1966-08-30 1970-04-21 Ibm Multiplying apparatus for performing division using successive approximate reciprocals of a divisor
US3596072A (en) * 1968-05-24 1971-07-27 Hitachi Ltd Error-detecting circuitry in adder system
US3670956A (en) * 1968-09-26 1972-06-20 Hughes Aircraft Co Digital binary multiplier employing sum of cross products technique
US3986015A (en) * 1975-06-23 1976-10-12 International Business Machines Corporation Arithmetic unit for use in a digital data processor and having an improved system for parity check bit generation and error detection
JPS5395540A (en) * 1977-02-01 1978-08-21 Nec Corp Multi-input adder
JPS5523518A (en) * 1978-08-02 1980-02-20 Nippon Telegr & Teleph Corp <Ntt> Adder circuit having error check and correction function
US4314349A (en) * 1979-12-31 1982-02-02 Goodyear Aerospace Corporation Processing element for parallel array processors

Also Published As

Publication number Publication date
US4549280A (en) 1985-10-22
EP0112186A3 (en) 1986-10-15
EP0112186A2 (de) 1984-06-27
JPS59116853A (ja) 1984-07-05
EP0112186B1 (de) 1990-02-28

Similar Documents

Publication Publication Date Title
GB2115218B (en) Semiconductor laser
EP0166003A4 (de) Integrierte halbleiterschaltung.
GB2131610B (en) Semiconductor laser
DE3578273D1 (de) Verdrahtungslagen in halbleiterbauelementen.
DE3786844D1 (de) Packung fuer integrierte schaltung.
DE3587715T2 (de) Integrierte Schaltung.
DE68916784D1 (de) Integrierte Schaltungspackung.
GB8333927D0 (en) Semi-conductor laser
AU559141B2 (en) Integrated circuit chip carrier
DE3672709D1 (de) Integrierte schaltungspackung.
DE3887849D1 (de) Integrierte Schaltungspackung.
EP0102127A3 (en) R.f. circuit arrangement
DE3376936D1 (en) Semiconductor laser
DE3377183D1 (en) Semiconductor laser
GB8314965D0 (en) Semiconductor laser
DE3578830D1 (de) Mehrschicht-waermesenkpackung fuer integrierte schaltung.
DE3382726D1 (de) Integrierte Halbleiterschaltungsanordnung.
DE3577967D1 (de) Modul-schaltkreis.
DE3381262D1 (de) Modulare hochgeschwindigkeitsmultiplizierer, und integrierte schaltungs-modulen fuer solche multiplizierer.
EP0117867A4 (de) Halbleitervorrichtung.
DE3679473D1 (de) Packung fuer integrierte schaltung.
DE3377182D1 (en) Semiconductor laser
GB2130007B (en) Semiconductor laser
GB2134338B (en) Soldering integrated-circuit package to p.c.b
DE3377606D1 (en) Semiconductor laser

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee