DE2909151C2 - Festkörper-Großspeicher - Google Patents
Festkörper-GroßspeicherInfo
- Publication number
- DE2909151C2 DE2909151C2 DE2909151A DE2909151A DE2909151C2 DE 2909151 C2 DE2909151 C2 DE 2909151C2 DE 2909151 A DE2909151 A DE 2909151A DE 2909151 A DE2909151 A DE 2909151A DE 2909151 C2 DE2909151 C2 DE 2909151C2
- Authority
- DE
- Germany
- Prior art keywords
- memory
- signal
- address
- control
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/007—Digital input from or digital output to memories of the shift register type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
- G11C19/287—Organisation of a multiplicity of shift registers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
- H04Q3/54575—Software application
- H04Q3/54591—Supervision, e.g. fault localisation, traffic measurements, avoiding errors, failure recovery, monitoring, statistical analysis
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/13168—Error Correction
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Computer Networks & Wireless Communication (AREA)
- Human Computer Interaction (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Exchange Systems With Centralized Control (AREA)
- Read Only Memory (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT67499/78A IT1108375B (it) | 1978-03-09 | 1978-03-09 | Memoria di massa allo stato solido con autocorrezione e organizzata a parole per un sistema di controllo a programma registrato |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE2909151A1 DE2909151A1 (de) | 1979-09-13 |
| DE2909151C2 true DE2909151C2 (de) | 1983-06-09 |
Family
ID=11302932
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE2909151A Expired DE2909151C2 (de) | 1978-03-09 | 1979-03-08 | Festkörper-Großspeicher |
Country Status (10)
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| IT1109655B (it) * | 1978-06-28 | 1985-12-23 | Cselt Centro Studi Lab Telecom | Memoria di massa allo stato solido organizzata a bit autocorrettiva e riconfigurabile per un sistema di controllo a programma registrato |
| CA1232355A (en) * | 1983-09-02 | 1988-02-02 | Wang Laboratories, Inc. | Single in-line memory module |
| GB2172126A (en) * | 1985-01-24 | 1986-09-10 | John Richard Mumford | Interchangeable solid state memory device |
| US6842802B2 (en) * | 2001-11-30 | 2005-01-11 | Aftg-Tg, L.L.C. | Programmatic time-gap defect correction apparatus and method |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3735105A (en) * | 1971-06-11 | 1973-05-22 | Ibm | Error correcting system and method for monolithic memories |
| US3953837A (en) * | 1974-11-27 | 1976-04-27 | Texas Instruments Incorporated | Dual serial-parallel-serial analog memory |
| DE2524802A1 (de) * | 1975-06-04 | 1976-12-16 | Siemens Ag | Arbeitsspeicheranordnung |
| US4161788A (en) * | 1977-04-21 | 1979-07-17 | Texas Instruments Incorporated | Bubble memory controller with multipage data handling |
-
1978
- 1978-03-09 IT IT67499/78A patent/IT1108375B/it active
-
1979
- 1979-02-23 BE BE193654A patent/BE874402A/xx not_active IP Right Cessation
- 1979-02-26 FR FR7904801A patent/FR2419563A1/fr active Granted
- 1979-03-02 CA CA322,714A patent/CA1114513A/en not_active Expired
- 1979-03-02 US US06/017,037 patent/US4216532A/en not_active Expired - Lifetime
- 1979-03-07 BR BR7901391A patent/BR7901391A/pt unknown
- 1979-03-08 JP JP2759079A patent/JPS54126434A/ja active Pending
- 1979-03-08 GB GB7908282A patent/GB2016180B/en not_active Expired
- 1979-03-08 DE DE2909151A patent/DE2909151C2/de not_active Expired
- 1979-03-08 NL NL7901871A patent/NL7901871A/xx not_active Application Discontinuation
Also Published As
| Publication number | Publication date |
|---|---|
| BE874402A (fr) | 1979-06-18 |
| CA1114513A (en) | 1981-12-15 |
| US4216532A (en) | 1980-08-05 |
| GB2016180B (en) | 1982-06-09 |
| BR7901391A (pt) | 1979-10-02 |
| IT1108375B (it) | 1985-12-09 |
| GB2016180A (en) | 1979-09-19 |
| IT7867499A0 (it) | 1978-03-09 |
| FR2419563B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1984-01-27 |
| DE2909151A1 (de) | 1979-09-13 |
| FR2419563A1 (fr) | 1979-10-05 |
| JPS54126434A (en) | 1979-10-01 |
| NL7901871A (nl) | 1979-09-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3300261C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| EP0453607B1 (de) | Verfahren und Schaltungsanordnung zur Reduzierung des Verlustes von Nachrichtenpaketen, die über eine Paketvermittlungseinrichtung übertragen werden | |
| DE2214769C2 (de) | Zeitmultiplex-Vermittlungsanlage | |
| DE3044792A1 (de) | Elektronisches multiprozessor-system zur behandlung digitaler und analoger daten | |
| DE3301628A1 (de) | Schaltungsanordnung fuer den datenaustausch zwischen zwei rechnern | |
| DE2631052B2 (de) | Datenuebertragungssystem | |
| EP0315919B1 (de) | Vermittlungsknoten für die Vermittlung von in Datenpaketen ubertragenen Datensignalen | |
| EP0315918B1 (de) | Vermittlungsknoten für die Vermittlung von in Datenpaketen übertragenen Datensignalen | |
| CH634671A5 (de) | Kanalspeicher-adapter. | |
| DE3642324A1 (de) | Multiprozessoranlage mit prozessor-zugriffssteuerung | |
| DE1474062A1 (de) | Datenverarbeitungsanlage | |
| EP0651536A2 (de) | Verfahren zur Wiederherstellung einer vorgegebenen Reihenfolge für ATM-Zellen | |
| EP0453606A1 (de) | Verfahren und Schaltungsanordnung zur Reduzierung des Verlustes von Nachrichtenpaketen, die über eine Paketvermittlungseinrichtung übertragen werden | |
| EP0062141B1 (de) | Schaltungsanordnung zur Eingabe von Steuerbefehlen in ein Mikrocomputersystem | |
| EP0920154B1 (de) | Verfahren und Schaltungsanordnung zur selektiven digitalen seriellen Übertragung | |
| DE2909151C2 (de) | Festkörper-Großspeicher | |
| DE1295595B (de) | Verfahren zur UEbertragung von Datennachrichten ueber eine digitale Datenuebertragungsanlage | |
| DE2312415A1 (de) | Schaltungsanordnung zur verbindung einer datenverarbeitungseinheit mit einer vielzahl von uebertragungsleitungen | |
| DE2404887C2 (de) | Schaltungsanordnung für den Informationsaustausch mit einem Rechner | |
| DE2517525A1 (de) | Signalisierungsidentifizierer | |
| DE2034423C3 (de) | Verfahren zur Fehlersuche in einem programmgesteuerten Vermittlungssystem | |
| DE2537787A1 (de) | Modularer arbeitsspeicher fuer eine datenverarbeitungsanlage und verfahren zum durchfuehren von speicherzugriffen an diesem speicher | |
| EP0562353A2 (de) | Verfahren zum Übertragen hochpriorer Programme und Daten in einem Kommunikationssystem | |
| EP0224311B1 (de) | Vermittlungsanlage | |
| DE69315785T2 (de) | Modulare Vorrichtung zum Koppeln und zum Multiplexen von unterschiedlichen Bussen |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| OAP | Request for examination filed | ||
| OD | Request for examination | ||
| D2 | Grant after examination | ||
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |