JPS54126434A - Automatic correction solid state mass memory organized with words for program storage control system - Google Patents

Automatic correction solid state mass memory organized with words for program storage control system

Info

Publication number
JPS54126434A
JPS54126434A JP2759079A JP2759079A JPS54126434A JP S54126434 A JPS54126434 A JP S54126434A JP 2759079 A JP2759079 A JP 2759079A JP 2759079 A JP2759079 A JP 2759079A JP S54126434 A JPS54126434 A JP S54126434A
Authority
JP
Japan
Prior art keywords
words
control system
solid state
program storage
storage control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2759079A
Other languages
English (en)
Japanese (ja)
Inventor
Garetsutei Enzo
Manfuretsudei Penato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TIM SpA
Original Assignee
CSELT Centro Studi e Laboratori Telecomunicazioni SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CSELT Centro Studi e Laboratori Telecomunicazioni SpA filed Critical CSELT Centro Studi e Laboratori Telecomunicazioni SpA
Publication of JPS54126434A publication Critical patent/JPS54126434A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/007—Digital input from or digital output to memories of the shift register type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G11C19/287—Organisation of a multiplicity of shift registers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54575—Software application
    • H04Q3/54591—Supervision, e.g. fault localisation, traffic measurements, avoiding errors, failure recovery, monitoring, statistical analysis
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
    • H04Q2213/13168—Error Correction

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Human Computer Interaction (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Read Only Memory (AREA)
JP2759079A 1978-03-09 1979-03-08 Automatic correction solid state mass memory organized with words for program storage control system Pending JPS54126434A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT67499/78A IT1108375B (it) 1978-03-09 1978-03-09 Memoria di massa allo stato solido con autocorrezione e organizzata a parole per un sistema di controllo a programma registrato

Publications (1)

Publication Number Publication Date
JPS54126434A true JPS54126434A (en) 1979-10-01

Family

ID=11302932

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2759079A Pending JPS54126434A (en) 1978-03-09 1979-03-08 Automatic correction solid state mass memory organized with words for program storage control system

Country Status (10)

Country Link
US (1) US4216532A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS54126434A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
BE (1) BE874402A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
BR (1) BR7901391A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1114513A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE2909151C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (1) FR2419563A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB (1) GB2016180B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
IT (1) IT1108375B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
NL (1) NL7901871A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1109655B (it) * 1978-06-28 1985-12-23 Cselt Centro Studi Lab Telecom Memoria di massa allo stato solido organizzata a bit autocorrettiva e riconfigurabile per un sistema di controllo a programma registrato
CA1232355A (en) * 1983-09-02 1988-02-02 Wang Laboratories, Inc. Single in-line memory module
GB2172126A (en) * 1985-01-24 1986-09-10 John Richard Mumford Interchangeable solid state memory device
US6842802B2 (en) * 2001-11-30 2005-01-11 Aftg-Tg, L.L.C. Programmatic time-gap defect correction apparatus and method

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3735105A (en) * 1971-06-11 1973-05-22 Ibm Error correcting system and method for monolithic memories
US3953837A (en) * 1974-11-27 1976-04-27 Texas Instruments Incorporated Dual serial-parallel-serial analog memory
DE2524802A1 (de) * 1975-06-04 1976-12-16 Siemens Ag Arbeitsspeicheranordnung
US4161788A (en) * 1977-04-21 1979-07-17 Texas Instruments Incorporated Bubble memory controller with multipage data handling

Also Published As

Publication number Publication date
BE874402A (fr) 1979-06-18
CA1114513A (en) 1981-12-15
US4216532A (en) 1980-08-05
GB2016180B (en) 1982-06-09
BR7901391A (pt) 1979-10-02
IT1108375B (it) 1985-12-09
GB2016180A (en) 1979-09-19
IT7867499A0 (it) 1978-03-09
FR2419563B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1984-01-27
DE2909151A1 (de) 1979-09-13
FR2419563A1 (fr) 1979-10-05
DE2909151C2 (de) 1983-06-09
NL7901871A (nl) 1979-09-11

Similar Documents

Publication Publication Date Title
JPS5512597A (en) Automatic correction solid state mass memory with bit configuration having reconstruction capacity for stored program control system
GB2042224B (en) Automatic acceleration control
GB1551700A (en) Memory type automatic adjustment system
PH21630A (en) Memory system with automatic memory configuration
GB2042836B (en) Automatic gain control
JPS5782300A (en) Dynamic memory system with software error rewriting control system
EP0010170A3 (en) Control programmable by storage means
ZA806822B (en) Automatic volume control system
JPS5473536A (en) Memory programming control system
GB2046963B (en) Control memory
ZA794177B (en) Memory system for programmable controller
DE3071782D1 (en) Buffer memory control system
JPS54126434A (en) Automatic correction solid state mass memory organized with words for program storage control system
GB2065958B (en) Luquid replenishment system for accumulator cells
JPS5642215A (en) Durable memory cell
GB2032475B (en) Thread storage feeder
JPS5581516A (en) Automatic ventilator for grains storage warehouse
GB2034938B (en) Automatic control systems
GB2042294B (en) Automatic gain control
JPS5585320A (en) Combined harvester with automatic control mechanism
JPS5633882A (en) Nonnvolatile memory cell
JPS54124637A (en) Memory control system
JPS55111989A (en) Memory unit for automatic player unit
YU39879A (en) Automatic control arrangement on the base of limiting the loading of electro-energy system
GB2080586B (en) Dynamic memory system with error correction