DE2831709C2 - - Google Patents

Info

Publication number
DE2831709C2
DE2831709C2 DE19782831709 DE2831709A DE2831709C2 DE 2831709 C2 DE2831709 C2 DE 2831709C2 DE 19782831709 DE19782831709 DE 19782831709 DE 2831709 A DE2831709 A DE 2831709A DE 2831709 C2 DE2831709 C2 DE 2831709C2
Authority
DE
Germany
Prior art keywords
data
die
der
unit
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE19782831709
Other languages
German (de)
English (en)
Other versions
DE2831709A1 (de
Inventor
Edward F. Jun. Lynn Mass. Us Getson
Albert T. Hudson N.H. Us Mclaughlin
John H. Nashua N.H. Us Kelly
Donald J. Andover Mass. Us Rathbun
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Bull Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/821,900 external-priority patent/US4204250A/en
Priority claimed from US05/821,931 external-priority patent/US4159532A/en
Application filed by Honeywell Bull Inc filed Critical Honeywell Bull Inc
Publication of DE2831709A1 publication Critical patent/DE2831709A1/de
Application granted granted Critical
Publication of DE2831709C2 publication Critical patent/DE2831709C2/de
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory
    • G06F5/12—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations
    • G06F5/14—Means for monitoring the fill level; Means for resolving contention, i.e. conflicts between simultaneous enqueue and dequeue operations for overflow or underflow handling, e.g. full or empty flags
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Bus Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Debugging And Monitoring (AREA)
DE19782831709 1977-08-04 1978-07-19 Datenuebertragungs-steuersystem Granted DE2831709A1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US05/821,900 US4204250A (en) 1977-08-04 1977-08-04 Range count and main memory address accounting system
US05/821,931 US4159532A (en) 1977-08-04 1977-08-04 FIFO look-ahead system

Publications (2)

Publication Number Publication Date
DE2831709A1 DE2831709A1 (de) 1979-02-22
DE2831709C2 true DE2831709C2 (US07122547-20061017-C00032.png) 1990-10-04

Family

ID=27124602

Family Applications (2)

Application Number Title Priority Date Filing Date
DE19782831709 Granted DE2831709A1 (de) 1977-08-04 1978-07-19 Datenuebertragungs-steuersystem
DE19782858284 Expired DE2858284C2 (US07122547-20061017-C00032.png) 1977-08-04 1978-07-19

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE19782858284 Expired DE2858284C2 (US07122547-20061017-C00032.png) 1977-08-04 1978-07-19

Country Status (3)

Country Link
DE (2) DE2831709A1 (US07122547-20061017-C00032.png)
FR (1) FR2406251B1 (US07122547-20061017-C00032.png)
GB (2) GB2002936B (US07122547-20061017-C00032.png)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3241356A1 (de) * 1982-11-09 1984-05-10 Siemens AG, 1000 Berlin und 8000 München Vorrichtung zur mikroprogramm-steuerung eines informationstransfers und verfahren zu ihrem betrieb
JP2004070570A (ja) 2002-08-05 2004-03-04 Seiko Epson Corp データ転送制御システム、電子機器、プログラム及びデータ転送制御方法
GB2500255B (en) 2012-03-16 2020-04-15 Oxsensis Ltd Optical sensor

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3351917A (en) * 1965-02-05 1967-11-07 Burroughs Corp Information storage and retrieval system having a dynamic memory device
GB1264096A (US07122547-20061017-C00032.png) * 1970-06-27 1972-02-16
GB1447627A (en) * 1972-12-11 1976-08-25 Cable & Wireless Ltd Buffer stores
FR2260141A1 (en) * 1974-02-01 1975-08-29 Honeywell Bull Soc Ind Data transfer control for data processor - is used between periodic and non-periodic units employing buffer memory
US3993981A (en) * 1975-06-30 1976-11-23 Honeywell Information Systems, Inc. Apparatus for processing data transfer requests in a data processing system

Also Published As

Publication number Publication date
FR2406251A1 (fr) 1979-05-11
DE2858284C2 (US07122547-20061017-C00032.png) 1987-05-21
DE2858284A1 (US07122547-20061017-C00032.png) 1985-07-04
GB2061577B (en) 1982-10-20
GB2002936B (en) 1982-04-28
FR2406251B1 (fr) 1986-01-10
GB2002936A (en) 1979-02-28
DE2831709A1 (de) 1979-02-22
GB2061577A (en) 1981-05-13

Similar Documents

Publication Publication Date Title
DE69021899T2 (de) DMA-Steuerung.
DE69217664T2 (de) Multimedia-signalprozessor-rechnersystem
DE2104733C2 (de) Eingabe/Ausgabe-Einrichtung für eine Datenverarbeitungsanlage
DE69124946T2 (de) Bidirektionaler FIFO-Puffer zur Schnittstellenbildung zwischen zwei Bussen
DE69322985T2 (de) Ein-/Ausgabesteuerungssystem und Ein-/Ausgabesteuerungsverfahren im System
DE2755897C2 (US07122547-20061017-C00032.png)
DE3786967T2 (de) Protokoll zum Ungültigerklären eines Cachespeichers für ein digitales Datenverarbeitungssystem.
DE69031367T2 (de) Blockübertragungs- und Koprozessorschnittstellenbefehl
DE2755952C2 (US07122547-20061017-C00032.png)
DE69519117T2 (de) Ein Rechnersystem
DE3852928T2 (de) Datenprozessor mit A/D-Umsetzer, um mehrere analoge Eingabekanäle in Digitaldaten umzusetzen.
DE69221986T2 (de) Vorrichtung zur Verringerung von Unterbrechungswiederholungsversuchen
DE2755371A1 (de) Ein/ausgabe-verarbeitungssystem
EP0006164B1 (de) Multiprozessorsystem mit gemeinsam benutzbaren Speichern
DE2744531A1 (de) Elektronische datenverarbeitungsanlage
DE2750721A1 (de) Ein/ausgabe-system
DE2806045A1 (de) Dv-system mit pufferspeicher
DE2612083A1 (de) Verfahren und vorrichtung zur ein/ausgang-datenverarbeitung
DE3855300T2 (de) Schnittstellenschaltung zur Datenübertragung zwischen Prozessor und Ein-/Ausgabevorrichtung
DE69028836T2 (de) Datenverarbeitungssystem mit Direktspeicherzugriffssteuerung und Verfahren zur Busmasteränderung unter Verwendung Unterbrechungen mit gegebener Priorität
DE2831684C2 (de) Schaltungsanordnung zum Testen einer Bus-Schnittstellenlogik
DE2054830C3 (de) Informationsverarbeitungsanlage mit Mitteln zum Zugriff zu Speicher-Datenfeldern variabler Länge
DE60008662T2 (de) FIFO-System mit Schnittstelle mit veränderlicher Breite zum Hostprozessor
DE3338329C2 (US07122547-20061017-C00032.png)
DE2831709C2 (US07122547-20061017-C00032.png)

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8125 Change of the main classification

Ipc: G06F 13/00

8172 Supplementary division/partition in:

Ref country code: DE

Ref document number: 2858284

Format of ref document f/p: P

Q171 Divided out to:

Ref document number: 2858284

Ref country code: DE

AH Division in

Ref country code: DE

Ref document number: 2858284

Format of ref document f/p: P

8127 New person/name/address of the applicant

Owner name: HONEYWELL BULL INC., MINNEAPOLIS, MINN., US

AH Division in

Ref country code: DE

Ref document number: 2858284

Format of ref document f/p: P

D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee