DE2749884C2 - - Google Patents

Info

Publication number
DE2749884C2
DE2749884C2 DE19772749884 DE2749884A DE2749884C2 DE 2749884 C2 DE2749884 C2 DE 2749884C2 DE 19772749884 DE19772749884 DE 19772749884 DE 2749884 A DE2749884 A DE 2749884A DE 2749884 C2 DE2749884 C2 DE 2749884C2
Authority
DE
Germany
Prior art keywords
busbar
data
signal
bus
format
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE19772749884
Other languages
German (de)
English (en)
Other versions
DE2749884A1 (de
Inventor
Gary J. Acton Mass. Us Goss
Richard P. Kelly
Thomas L. Nashua N.H. Us Murray Jun.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Bull Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Bull Inc filed Critical Honeywell Bull Inc
Publication of DE2749884A1 publication Critical patent/DE2749884A1/de
Application granted granted Critical
Publication of DE2749884C2 publication Critical patent/DE2749884C2/de
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/387—Information transfer, e.g. on bus using universal interface adapter for adaptation of different data processing systems to different peripheral devices, e.g. protocol converters for incompatible systems, open system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
DE19772749884 1976-11-11 1977-11-08 Einrichtung zum automatischen neuformatieren von daten in einem dv-system Granted DE2749884A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US74100976A 1976-11-11 1976-11-11

Publications (2)

Publication Number Publication Date
DE2749884A1 DE2749884A1 (de) 1978-05-18
DE2749884C2 true DE2749884C2 (US20040025266A1-20040212-C00001.png) 1990-08-30

Family

ID=24978991

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19772749884 Granted DE2749884A1 (de) 1976-11-11 1977-11-08 Einrichtung zum automatischen neuformatieren von daten in einem dv-system

Country Status (6)

Country Link
JP (1) JPS6032225B2 (US20040025266A1-20040212-C00001.png)
AU (1) AU515899B2 (US20040025266A1-20040212-C00001.png)
CA (1) CA1120123A (US20040025266A1-20040212-C00001.png)
DE (1) DE2749884A1 (US20040025266A1-20040212-C00001.png)
FR (1) FR2371011A1 (US20040025266A1-20040212-C00001.png)
GB (1) GB1595471A (US20040025266A1-20040212-C00001.png)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2021823B (en) * 1978-05-30 1983-04-27 Intel Corp Data transfer system
FR2497977B1 (fr) * 1981-01-12 1986-07-25 Kuczewski De Poray Jacques Procede d'echange de donnees et dispositif pour la mise en oeuvre de ce procede
AU553946B2 (en) * 1982-03-12 1986-07-31 Honeywell Information Systems Incorp. Input/output multiplexer data distributor
US4843588A (en) * 1982-09-17 1989-06-27 General Electric Company Programmable radio frequency communications device capable of programming a similar device
GB2128056A (en) * 1982-09-17 1984-04-18 Gen Electric Computer controlled devices
JPS61165170A (ja) * 1984-12-19 1986-07-25 Fujitsu Ltd バス制御方式
US4719622A (en) * 1985-03-15 1988-01-12 Wang Laboratories, Inc. System bus means for inter-processor communication
US4827409A (en) * 1986-07-24 1989-05-02 Digital Equipment Corporation High speed interconnect unit for digital data processing system
US4961140A (en) * 1988-06-29 1990-10-02 International Business Machines Corporation Apparatus and method for extending a parallel synchronous data and message bus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3815099A (en) * 1970-04-01 1974-06-04 Digital Equipment Corp Data processing system
GB1394431A (en) * 1971-06-24 1975-05-14 Plessey Co Ltd Multiprocessor data processing system
SU1274634A3 (ru) * 1975-06-30 1986-11-30 Ханивелл Информейшн Системз Инк (Фирма) Устройство дл приоритетного подключени источника информации к общей магистрали

Also Published As

Publication number Publication date
DE2749884A1 (de) 1978-05-18
AU515899B2 (en) 1981-05-07
GB1595471A (en) 1981-08-12
FR2371011A1 (fr) 1978-06-09
CA1120123A (en) 1982-03-16
AU3032577A (en) 1979-05-10
JPS6032225B2 (ja) 1985-07-26
FR2371011B1 (US20040025266A1-20040212-C00001.png) 1985-05-24
JPS5361929A (en) 1978-06-02

Similar Documents

Publication Publication Date Title
EP0115609B1 (de) Schaltungsanordnung zur Adressierung der Speicher mehrerer datenverarbeitender Einrichtungen in einem Mehrprozesssorsystem
DE2522748C2 (de) Peripheriekopplungsadapter zur Steuerung der Informationsübertragung zwischen einer Datensammelleitung eines Zentralprozessors und daran angeschlossenen peripheren Einheiten
DE2646296C3 (de) Elektronische assoziative Mehrrechner Schaltungsanordnung mit einem modularen Aufbau
DE2647241C2 (de) Übertragungseinrichtung für die synchrone Datenübertragung
DE3438869C2 (US20040025266A1-20040212-C00001.png)
DE3038639C2 (de) Anordnung zur Datenübertragung zwischen einer Zentraleinheit und n E/A-Einheiten
DE2523372B2 (de) Eingabe-ZAusgabe-Anschlußsteuereinrichtung
DE3224034A1 (de) Mehrprozessorensystem
DE2719247A1 (de) Datenverarbeitungssystem
DE3232600C2 (US20040025266A1-20040212-C00001.png)
EP0013737A1 (de) Mehrstufige Speicherhierarchie für ein Datenverarbeitungssystem
DE3650249T2 (de) Hochkapazitätsspeicher für Multiprozessorsystem.
DE69229423T2 (de) Datenübertragungssystem
DE69119149T2 (de) Struktur zur direkten Speicher-zu-Speicher-Übertragung
DE2749884C2 (US20040025266A1-20040212-C00001.png)
DE2718551A1 (de) Adressenumsetzvorrichtung in einer datenverarbeitungsvorrichtung
EP0062141B1 (de) Schaltungsanordnung zur Eingabe von Steuerbefehlen in ein Mikrocomputersystem
DE2364253A1 (de) Schaltungsanordnung fuer mikroprogrammierte geraete der datenverarbeitung
EP0185260B1 (de) Schnittstelle für direkten Nachrichtenaustausch
DE602004005820T2 (de) Prozessorarray
DE3923872A1 (de) Schaltungsanordnung zum steuern des zugriffs auf einen speicher
DE3247083A1 (de) Mehrprozessorsystem
EP1308846B1 (de) Datenübertragungseinrichtung
DE69521387T2 (de) Datenverarbeitungssystem mit minderstens zwei Prozessoren
DE60005157T2 (de) Verfahren und anordnung für blockdatenübertragung

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8127 New person/name/address of the applicant

Owner name: HONEYWELL BULL INC., MINNEAPOLIS, MINN., US

D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee