DE2646245A1 - Speicherschaltung - Google Patents

Speicherschaltung

Info

Publication number
DE2646245A1
DE2646245A1 DE19762646245 DE2646245A DE2646245A1 DE 2646245 A1 DE2646245 A1 DE 2646245A1 DE 19762646245 DE19762646245 DE 19762646245 DE 2646245 A DE2646245 A DE 2646245A DE 2646245 A1 DE2646245 A1 DE 2646245A1
Authority
DE
Germany
Prior art keywords
conductor
memory cell
dummy
write
potential
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE19762646245
Other languages
German (de)
English (en)
Inventor
Alan Richard Bormann
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Motorola Solutions Inc
Original Assignee
Motorola Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Motorola Inc filed Critical Motorola Inc
Publication of DE2646245A1 publication Critical patent/DE2646245A1/de
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/403Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
    • G11C11/404Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409Read-write [R-W] circuits 
    • G11C11/4099Dummy cell treatment; Reference voltage generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Memories (AREA)
DE19762646245 1975-10-28 1976-10-13 Speicherschaltung Pending DE2646245A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US62659775A 1975-10-28 1975-10-28

Publications (1)

Publication Number Publication Date
DE2646245A1 true DE2646245A1 (de) 1977-05-05

Family

ID=24511071

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19762646245 Pending DE2646245A1 (de) 1975-10-28 1976-10-13 Speicherschaltung

Country Status (3)

Country Link
JP (1) JPS5255341A (enExample)
DE (1) DE2646245A1 (enExample)
FR (1) FR2330113A1 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3144001A1 (de) * 1980-11-07 1982-08-26 Hitachi, Ltd., Tokyo Integrierte halbleiterschaltung
US4420822A (en) 1982-03-19 1983-12-13 Signetics Corporation Field plate sensing in single transistor, single capacitor MOS random access memory

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57186354A (en) * 1981-05-13 1982-11-16 Hitachi Ltd Semiconductor memory storage and manufacture thereof

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE789500A (fr) * 1971-09-30 1973-03-29 Siemens Ag Memoire a semiconducteurs avec elements de memorisation a un seul transistor
FR2239737B1 (enExample) * 1973-08-02 1980-12-05 Texas Instruments Inc
JPS5040246A (enExample) * 1973-08-03 1975-04-12

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3144001A1 (de) * 1980-11-07 1982-08-26 Hitachi, Ltd., Tokyo Integrierte halbleiterschaltung
US4420822A (en) 1982-03-19 1983-12-13 Signetics Corporation Field plate sensing in single transistor, single capacitor MOS random access memory

Also Published As

Publication number Publication date
FR2330113A1 (fr) 1977-05-27
FR2330113B3 (enExample) 1979-07-13
JPS5255341A (en) 1977-05-06

Similar Documents

Publication Publication Date Title
DE3687018T2 (de) Halbleiterspeicher, faehig eine logische operation auszufuehren.
DE19650715B4 (de) Unterwortleitungstreiberschaltung und diese verwendende Halbleiterspeichervorrichtung
DE2731442C2 (de) Speicherschaltung mit Isolierschicht-Feldeffekttransistoren
DE4036091A1 (de) Halbleiterspeicheranordnung mit einem in eine anzahl von zellenbloecken unterteilten zellenarray
DE3779705T2 (de) Integrierte speicherschaltung mit blockadressierung.
DE4300703A1 (enExample)
DE2721851A1 (de) Verriegelnder leseverstaerker fuer halbleiterspeicheranordnungen
EP0104442A2 (de) Monolithisch integrierte digitale Halbleiterschaltung
DE3203825A1 (de) Signalverarbeitungsschaltung
DE4236456C2 (de) Halbleiterspeichereinrichtung und Betriebsverfahren dafür
DE3200880A1 (de) Halbleiterspeicher
DE2707456B2 (de) Dynamischer RAM-Speicher
DE4226844C2 (de) Datenübertragungsschaltkreis
DE4138102C2 (de) Halbleiterspeichereinrichtung und Verfahren zum Betreiben einer Halbleiterspeichereinrichtung
DE3939849A1 (de) Halbleiterspeichereinrichtung mit einem geteilten leseverstaerker und verfahren zu deren betrieb
DE2646653C3 (enExample)
EP0100772B1 (de) Elektrisch programmierbare Speichermatrix
DE3328042C2 (enExample)
EP0224887A1 (de) Gate Array Anordnung in CMOS-Technik
DE2842690C2 (enExample)
DE2646245A1 (de) Speicherschaltung
DE2946633C2 (enExample)
DE2145623B2 (de) Decoder
DE2022256A1 (de) Permanentspeicher
DE2702830C2 (enExample)

Legal Events

Date Code Title Description
OHW Rejection