DE2645044A1 - Speicheranordnung mit direkter adressierung - Google Patents

Speicheranordnung mit direkter adressierung

Info

Publication number
DE2645044A1
DE2645044A1 DE19762645044 DE2645044A DE2645044A1 DE 2645044 A1 DE2645044 A1 DE 2645044A1 DE 19762645044 DE19762645044 DE 19762645044 DE 2645044 A DE2645044 A DE 2645044A DE 2645044 A1 DE2645044 A1 DE 2645044A1
Authority
DE
Germany
Prior art keywords
memory
block
computer
selection signals
blocks
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19762645044
Other languages
German (de)
English (en)
Inventor
Peter Mancklin Barnet Holland
Martin Edward Reeves
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Standard Electric Corp
Original Assignee
International Standard Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Standard Electric Corp filed Critical International Standard Electric Corp
Publication of DE2645044A1 publication Critical patent/DE2645044A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/342Extension of operand address space
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615Address space extension
    • G06F12/0623Address space extension for memory modules

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Read Only Memory (AREA)
DE19762645044 1975-10-09 1976-10-06 Speicheranordnung mit direkter adressierung Withdrawn DE2645044A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB4143175A GB1483442A (en) 1975-10-09 1975-10-09 Computing machine including a directly addressable memory arrangement

Publications (1)

Publication Number Publication Date
DE2645044A1 true DE2645044A1 (de) 1977-04-14

Family

ID=10419650

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19762645044 Withdrawn DE2645044A1 (de) 1975-10-09 1976-10-06 Speicheranordnung mit direkter adressierung

Country Status (5)

Country Link
BE (1) BE847050A (enExample)
CH (1) CH598658A5 (enExample)
DE (1) DE2645044A1 (enExample)
FR (1) FR2327609A1 (enExample)
GB (1) GB1483442A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0338317A3 (en) * 1988-04-20 1990-10-10 Sanyo Electric Co., Ltd. Information processor operative both in direct mapping and in bank mapping and the method of switching the mapping schemes

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4223381A (en) * 1978-06-30 1980-09-16 Harris Corporation Lookahead memory address control system
DE3272001D1 (en) * 1981-06-01 1986-08-21 Ibm An address substitution apparatus

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3432810A (en) * 1966-05-31 1969-03-11 Ibm Addressing system for a computer employing a plurality of local storage units in addition to a main memory
US3703708A (en) * 1971-05-12 1972-11-21 Gte Automatic Electric Lab Inc Memory expansion arrangement in a central processor
US3913073A (en) * 1973-05-31 1975-10-14 Burroughs Corp Multi-memory computer system
NL7317281A (nl) * 1973-12-17 1975-06-19 Bell Telephone Mfg Gegevens-verwerkend stelsel.

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0338317A3 (en) * 1988-04-20 1990-10-10 Sanyo Electric Co., Ltd. Information processor operative both in direct mapping and in bank mapping and the method of switching the mapping schemes

Also Published As

Publication number Publication date
BE847050A (fr) 1977-04-08
GB1483442A (en) 1977-08-17
CH598658A5 (enExample) 1978-05-12
FR2327609A1 (fr) 1977-05-06

Similar Documents

Publication Publication Date Title
DE2813128C2 (de) Steuereinrichtung für Mikroprogrammspeicher
DE2318069C2 (de) Mikroprogrammierte Rechenanlage mit Erweiterung von Steuerfunktionen mittels festverdrahteter logischer Matrix
DE2715073C3 (de) Mikroprogrammierte Rechner-Steuervorrichtung
DE2910839A1 (de) Einrichtung zur ausfuehrung einer speziellen verzweigungsinstruktion
EP0010185B1 (de) Virtuell-Adressiervorrichtung für einen Computer
DE2364408A1 (de) System zur erstellung von schaltungsanordnungen aus hochintegrierten chips
DE2746505C2 (enExample)
DE2458096C2 (de) Einrichtung zum Laden von Mikroprogrammen in einer mikroprogrammierbaren Datenverarbeitungsanlage
DE2134816C3 (de) Einrichtung zur Adressenübersetzung
DE3685844T2 (de) Elektronische schaltung zur verbindung eines prozessors mit einem leistungsfaehigen speicher.
DE2551741A1 (de) Datenverarbeitungseinrichtung
DE2433436A1 (de) Verfahren und anordnung zum mehrfachverzweigen des programms in einem digitalen computer
DE3116385A1 (de) Mikroprogramm-steuerungssystem
DE68925376T2 (de) In Direktabbildung und in Bankabbildung wirksamer Informationsprozessor und Verfahren zum Schalten der Abbildungsschemas
DE2556357A1 (de) Adressiereinrichtung
DE2645044A1 (de) Speicheranordnung mit direkter adressierung
DE2710436C2 (de) Datenverarbeitungseinrichtung
DE2365778A1 (de) Rechner
DE1806464A1 (de) Adressengenerator fuer einen Digitalrechner
DE2457275C3 (de) Anordnung zum Überwachen der Adressierung eines Mikroprogramm-Speichers
DE2264346A1 (de) Mehrstufiges selbstanpassendes decodiersystem fuer binaere mikrobefehle
DE3015876A1 (de) Anordnung und verfahren zur einen digitalprozessor zur vorauslesung eines operationscodeteils und eines operandenteils eines befehlswortes
DE2122659A1 (enExample)
DE2656004A1 (de) Adressbereichserweiterung fuer einen mikroprozessor
DE2219070C3 (de) Anordnung zur Steuerung von Programmverschiebungen und zur Wiedereingabe von Unterprogrammen bei einer mit Multiprogrammierung arbeitenden digitalen Datenverarbeitungsanlage

Legal Events

Date Code Title Description
8141 Disposal/no request for examination