DE2611907A1 - Dv-system mit einer prioritaets- unterbrechungs-anordnung - Google Patents

Dv-system mit einer prioritaets- unterbrechungs-anordnung

Info

Publication number
DE2611907A1
DE2611907A1 DE19762611907 DE2611907A DE2611907A1 DE 2611907 A1 DE2611907 A1 DE 2611907A1 DE 19762611907 DE19762611907 DE 19762611907 DE 2611907 A DE2611907 A DE 2611907A DE 2611907 A1 DE2611907 A1 DE 2611907A1
Authority
DE
Germany
Prior art keywords
priority
processor
rank
processes
processors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19762611907
Other languages
German (de)
English (en)
Inventor
Jaime Calle
Earnest M Monahan
Garvin W Patterson
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Italia SpA filed Critical Honeywell Information Systems Italia SpA
Publication of DE2611907A1 publication Critical patent/DE2611907A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
DE19762611907 1975-03-26 1976-03-20 Dv-system mit einer prioritaets- unterbrechungs-anordnung Withdrawn DE2611907A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/562,315 US4001783A (en) 1975-03-26 1975-03-26 Priority interrupt mechanism

Publications (1)

Publication Number Publication Date
DE2611907A1 true DE2611907A1 (de) 1976-10-07

Family

ID=24245781

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19762611907 Withdrawn DE2611907A1 (de) 1975-03-26 1976-03-20 Dv-system mit einer prioritaets- unterbrechungs-anordnung

Country Status (6)

Country Link
US (1) US4001783A (https=)
JP (1) JPS6022372B2 (https=)
BE (1) BE840016A (https=)
CA (1) CA1070795A (https=)
DE (1) DE2611907A1 (https=)
FR (1) FR2305789A1 (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2755371A1 (de) * 1976-12-16 1978-06-29 Honeywell Inf Systems Ein/ausgabe-verarbeitungssystem
US5430880A (en) * 1989-09-25 1995-07-04 Alcatel N.V. Apparatus and method for controlling the time assignment of the processing power of a data processing system

Families Citing this family (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4318174A (en) * 1975-12-04 1982-03-02 Tokyo Shibaura Electric Co., Ltd. Multi-processor system employing job-swapping between different priority processors
JPS5841538B2 (ja) * 1975-12-04 1983-09-13 株式会社東芝 マルチプロセツサシステム ノ ユウセンセイギヨホウシキ
US4152761A (en) * 1976-07-28 1979-05-01 Intel Corporation Multi-task digital processor employing a priority
US4096567A (en) * 1976-08-13 1978-06-20 Millard William H Information storage facility with multiple level processors
US4104721A (en) * 1976-12-30 1978-08-01 International Business Machines Corporation Hierarchical security mechanism for dynamically assigning security levels to object programs
US4276594A (en) * 1978-01-27 1981-06-30 Gould Inc. Modicon Division Digital computer with multi-processor capability utilizing intelligent composite memory and input/output modules and method for performing the same
US4268904A (en) * 1978-02-15 1981-05-19 Tokyo Shibaura Electric Co., Ltd. Interruption control method for multiprocessor system
US4381540A (en) * 1978-10-23 1983-04-26 International Business Machines Corporation Asynchronous channel error mechanism
US4271467A (en) * 1979-01-02 1981-06-02 Honeywell Information Systems Inc. I/O Priority resolver
FR2445989B1 (fr) * 1979-01-02 1987-06-26 Honeywell Inf Systems Dispositif de determination de priorite et d'interruption d'un systeme de traitement de donnees
US4309753A (en) * 1979-01-03 1982-01-05 Honeywell Information System Inc. Apparatus and method for next address generation in a data processing system
DE3072043D1 (en) * 1979-04-06 1987-11-19 Hitachi Ltd Electronic type engine control method and apparatus
JPS55134721A (en) * 1979-04-06 1980-10-20 Hitachi Ltd Electronic engine controlling method
US4286322A (en) * 1979-07-03 1981-08-25 International Business Machines Corporation Task handling apparatus
US4783739A (en) * 1979-11-05 1988-11-08 Geophysical Service Inc. Input/output command processor
US4271468A (en) * 1979-11-06 1981-06-02 International Business Machines Corp. Multiprocessor mechanism for handling channel interrupts
FR2474200B1 (fr) * 1980-01-22 1986-05-16 Bull Sa Procede et dispositif d'arbitrage des conflits d'acces entre une requete asynchrone et un programme en section critique
US4349873A (en) * 1980-04-02 1982-09-14 Motorola, Inc. Microprocessor interrupt processing
US4418382A (en) * 1980-05-06 1983-11-29 Allied Corporation Information exchange processor
FR2500659B1 (fr) * 1981-02-25 1986-02-28 Philips Ind Commerciale Dispositif pour l'allocation dynamique des taches d'un ordinateur multiprocesseur
US4866604A (en) * 1981-10-01 1989-09-12 Stratus Computer, Inc. Digital data processing apparatus with pipelined memory cycles
US4604685A (en) * 1982-02-19 1986-08-05 Honeywell Information Systems Inc. Two stage selection based on time of arrival and predetermined priority in a bus priority resolver
US4703419A (en) * 1982-11-26 1987-10-27 Zenith Electronics Corporation Switchcover means and method for dual mode microprocessor system
US4549263A (en) * 1983-02-14 1985-10-22 Texas Instruments Incorporated Device interface controller for input/output controller
US4769768A (en) * 1983-09-22 1988-09-06 Digital Equipment Corporation Method and apparatus for requesting service of interrupts by selected number of processors
US4604686A (en) * 1984-01-27 1986-08-05 Martin Marietta Corporation Associative data access method (ADAM) and its means of implementation
US4695952A (en) * 1984-07-30 1987-09-22 United Technologies Corporation Dual redundant bus interface circuit architecture
US4967342A (en) * 1984-08-17 1990-10-30 Lent Robert S Data processing system having plurality of processors and channels controlled by plurality of system control programs through interrupt routing
EP0171475B1 (en) * 1984-08-17 1990-04-11 Amdahl Corporation Data processing system with logical processor facility
CA1241761A (en) * 1985-02-28 1988-09-06 International Business Machines Corporation Interrupt driven prioritized work queue
JPH0792782B2 (ja) * 1985-09-30 1995-10-09 富士通株式会社 処理実行システム
US4787032A (en) * 1986-09-08 1988-11-22 Compaq Computer Corporation Priority arbitration circuit for processor access
JPS6468838A (en) * 1987-09-10 1989-03-14 Hitachi Ltd Level processing information processor
US5012409A (en) * 1988-03-10 1991-04-30 Fletcher Mitchell S Operating system for a multi-tasking operating environment
US5202991A (en) * 1988-04-14 1993-04-13 Digital Equipment Corporation Reducing the effect processor blocking
JPH02208740A (ja) * 1989-02-09 1990-08-20 Fujitsu Ltd 仮想計算機制御方式
JPH0312742A (ja) * 1989-06-09 1991-01-21 Ricoh Co Ltd 中央演算処理装置
JPH0326591U (https=) * 1989-07-25 1991-03-18
EP0419723B1 (de) * 1989-09-29 1995-01-11 Siemens Nixdorf Informationssysteme Aktiengesellschaft Verfahren und Unterbrechungssteuerung zur Behandlung von Unterbrechungsanforderungen bei Ein-/Ausgabeoperationen in einem virtuellen Maschinensystem
US5371872A (en) * 1991-10-28 1994-12-06 International Business Machines Corporation Method and apparatus for controlling operation of a cache memory during an interrupt
JP2854474B2 (ja) * 1992-09-29 1999-02-03 三菱電機株式会社 バス使用要求調停装置
JP3676882B2 (ja) 1996-06-12 2005-07-27 株式会社リコー マイクロプロセッサ及びその周辺装置
JP4151198B2 (ja) * 1999-06-23 2008-09-17 株式会社デンソー 割込コントローラ及びマイクロコンピュータ
US6971043B2 (en) * 2001-04-11 2005-11-29 Stratus Technologies Bermuda Ltd Apparatus and method for accessing a mass storage device in a fault-tolerant server
WO2004114132A1 (ja) * 2003-06-20 2004-12-29 Fujitsu Limited 割り込み制御方法、割り込み制御装置及び割り込み制御プログラム
US20050021894A1 (en) * 2003-07-24 2005-01-27 Renesas Technology America, Inc. Method and system for interrupt mapping
JP4241462B2 (ja) * 2004-03-26 2009-03-18 株式会社デンソー 制御ユニットおよびマイクロコンピュータ
US8533716B2 (en) 2004-03-31 2013-09-10 Synopsys, Inc. Resource management in a multicore architecture
US9038070B2 (en) 2004-09-14 2015-05-19 Synopsys, Inc. Debug in a multicore architecture
JP2009251802A (ja) * 2008-04-03 2009-10-29 Panasonic Corp マルチプロセッサシステムおよびマルチプロセッサシステムの割込み制御方法
KR101443291B1 (ko) * 2008-09-02 2014-09-25 삼성전자주식회사 네트워크로 연결된 화상형성장치 및 그 네트워크 관련 정보설정방법
US9110878B2 (en) 2012-01-18 2015-08-18 International Business Machines Corporation Use of a warning track interruption facility by a program
US9104508B2 (en) 2012-01-18 2015-08-11 International Business Machines Corporation Providing by one program to another program access to a warning track facility
US8850450B2 (en) 2012-01-18 2014-09-30 International Business Machines Corporation Warning track interruption facility
US9678564B2 (en) * 2012-12-21 2017-06-13 Nxp B.V. Multiprocessor system with interrupt distributor
CN113162606B (zh) * 2021-03-30 2023-04-07 西南电子技术研究所（中国电子科技集团公司第十研究所） 多优先级控制电路

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3421150A (en) * 1966-08-26 1969-01-07 Sperry Rand Corp Multiprocessor interrupt directory
US3702462A (en) * 1967-10-26 1972-11-07 Delaware Sds Inc Computer input-output system
US3648252A (en) * 1969-11-03 1972-03-07 Honeywell Inc Multiprogrammable, multiprocessor computer system
GB1240978A (en) * 1970-03-25 1971-07-28 Ibm Data processing systems
US3676861A (en) * 1970-12-30 1972-07-11 Honeywell Inf Systems Multiple mask registers for servicing interrupts in a multiprocessor system
GB1397438A (en) * 1971-10-27 1975-06-11 Ibm Data processing system
US3812463A (en) * 1972-07-17 1974-05-21 Sperry Rand Corp Processor interrupt pointer
US3812473A (en) * 1972-11-24 1974-05-21 Ibm Storage system with conflict-free multiple simultaneous access

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
GOUNTANIS, R.J., VISS, N.L., A Method of Processor Selection for Interrupt Handling in a Multiprocessor System, In: Proceedings of the IEEE, Vol. 54, No. 12, 1966, S. 1812-1819 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2755371A1 (de) * 1976-12-16 1978-06-29 Honeywell Inf Systems Ein/ausgabe-verarbeitungssystem
US5430880A (en) * 1989-09-25 1995-07-04 Alcatel N.V. Apparatus and method for controlling the time assignment of the processing power of a data processing system

Also Published As

Publication number Publication date
JPS6022372B2 (ja) 1985-06-01
FR2305789B1 (https=) 1979-07-20
FR2305789A1 (fr) 1976-10-22
US4001783A (en) 1977-01-04
JPS51120643A (en) 1976-10-22
CA1070795A (en) 1980-01-29
BE840016A (fr) 1976-07-16

Similar Documents

Publication Publication Date Title
DE2611907A1 (de) Dv-system mit einer prioritaets- unterbrechungs-anordnung
DE3783370T2 (de) Schaltung zur blockierungsverhinderung von hochprioritaetsanforderungen an eine systemsteuerung.
DE2846495C2 (de) Zentraleinheit
DE2806024C2 (https=)
EP0010198B1 (de) Vorrichtung zur Steuerung des Seitenaustausches in einem Datenverarbeitungssystem mit virtuellem Speicher
DE2722099C2 (https=)
DE2714805C2 (https=)
DE2411963C3 (de) Elektronische Datenverarbeitungsanlage mit einer Prioritätssteuerschaltung mit änderbaren Steuerblöcken
DE68923026T2 (de) Speicherdiagnosegerät und Verfahren.
DE3110378C2 (https=)
DE3127349A1 (de) Signalverarbeitungssystem mit verteilten elementen
DE68915074T2 (de) Integrierte Zeitgeberschaltung mit mehreren Kanälen und zugeordnetem Bedienungsprozessor.
DE69230211T2 (de) Integrierter Speicher, Verwaltungsverfahren und resultierendes Informationssystem
DE2611975A1 (de) Dv-system mit einer einrichtung zur zuordnung von prozessen zu einem prozessor auf einer prioritaetsbasis
DE2612139A1 (de) Ein/ausgang-steuerungssystem
DE69114321T2 (de) Zum Durchführen der Unterbrechungsverschachtelungsfunktion geeignetes Unterbrechungssteuerungsgerät.
DE2847216A1 (de) Datenverarbeitungssystem mit mehrprogrammbetrieb
DE2750721A1 (de) Ein/ausgabe-system
DE2657848A1 (de) Steuereinheit fuer ein datenverarbeitungssystem
DE2614000A1 (de) Einrichtung zur diagnose von funktionseinheiten
DE3685711T2 (de) Anordnung zur simulation von rechnerfunktionen von grossrechenanlagen.
DE2030812A1 (de) Modulare Datenrechnersysteme
CH522921A (de) Rechneranlage
DE2612034A1 (de) Ausfallsicherung in einem universalrechner
DE3842289C2 (de) Verfahren zur Entwicklung von Programmen für ein verteiltes Datenverarbeitungssystem

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8127 New person/name/address of the applicant

Owner name: HONEYWELL BULL INC., MINNEAPOLIS, MINN., US

8130 Withdrawal